Compilable, reconfigurable network processor

Details Compilable, reconfigurable network processor Compilable, reconfigurable network processor

2006-04-27

2010-10-26

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07823091

ABSTRACT:
A processor, particularly a network processor, is designed by first writing code to be processed by the processor. That code is then electronically compiled to design hardware of the processor and to provide executable code for execution on the designed hardware. To facilitate compilation, the written code may be restricted by predefined functional units to be implemented in hardware, and the executable code may include very long instruction word code. The functional units may be implemented in reconfigurable circuitry or custom circuitry, and the designed hardware may include combinational logic in reconfigurable circuitry.

REFERENCES:
patent: 6963586 (2005-11-01), Henriksson et al.
patent: 2002/0133784 (2002-09-01), Gupta et al.
patent: 2003/0208723 (2003-11-01), Killian et al.
patent: 2005/0160402 (2005-07-01), Wang et al.
patent: 2005/0251647 (2005-11-01), Taylor
Gonzalez, R.E., Xtensa: a configurable and extensible processor, IEEE Micro, vol. 2(2), pp. 60-70, Mar.-Apr. 2000.
Budiu, M. and Goldstein, S.C,. “Compiling Application-Specific Hardware,” Carnegie Mellon University.
Markovskiy, Y., et al., “Analysis of Quasi-Static Scheduling Techniques in a Virtualized Reconfigurable Machine,”FPGA, (2002).
Caspi, E., et al., “A Streaming Multi-Threaded Model,”Media and Stream Processors, in conjunction with MICRO-34(2001).
Mangione-Smith, W.H., et al., “Seeking Solutions in Configurable Computing,”Computer:38-43 (1997).
Clark, N., et al., “Automatically Generating Custom Instruction Set Extensions,” University of Michigan.
Mirsky, E. and DeHon, A., “Matrix: A Reconfigurable Computing Device with Configurable Instruction Distribution (Extended Abstract),” MIT AI Lab.
Babb, J.W., “High Level Compilation for Gate Reconfigurable Architectures,” Massachusetts Institute of Technology (2001).
Iseli, C. and Sanchez, E., “A C++ Compiler for FPGA Custom Execution Units Synthesis,”IEEE, pp. 173-179 (1995).
Iseli, C. and Sanchez, E., “Spyder: A SURE (Superscalar and Reconfigurable) Processor,”The Journal of Supercomputing 9:231-252 (1995).
Kastrup, B., et al., “ConCISe: A Compiler-Driver CPLD-Based Instruction Set Accelerator,”IEEE, pp. 92-101 (1999).
Peymandoust, A., et al., “Automatic Instruction Set Extension and Utilization for Embedded Processors,” Proceedings of the Application-Specific Systems, Architectures, and Processors (ASAP '03)IEEE(2003).
Cappelli, F.C., et al., “A Reconfigurable Processor Architecture and Software Development Environment for Embedded Systems,” Proceedings of the International Parallel and Distributed Processing SymposiumIEEE(2003).
Razdan, R and Smith, M.D., “A High-Performance Microarchitecture with Hardware-Programmable Functional Units,” Proceedings of the Annual International Symposium on Microarchitecture, pp. 172-180 ACM (1994).
Veale, Brian F., et al, “Architectural Approaches for Dynamic Translation and Reconfiguration”,IEEE, pp. 49-58 (2004).

Affiliated with

Also associated with

Rating

Compilable, reconfigurable network processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compilable, reconfigurable network processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compilable, reconfigurable network processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4199367