Comparing operands of instructions against a replay...

Details Comparing operands of instructions against a replay... Comparing operands of instructions against a replay...

2005-12-13

2005-12-13

Ellis, Richard L. (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

C712S219000

Reexamination Certificate

active

06976152

ABSTRACT:
An apparatus for a processor includes a first scoreboard, a second scoreboard, and a control circuit coupled to the first scoreboard and the second scoreboard. The control circuit is configured to update the first scoreboard to indicate that a write is pending for a first destination register of a first instruction in response to issuing the first instruction into a first pipeline. The control circuit is configured to update the second scoreboard to indicate that the write is pending for the first destination register in response to the first instruction passing a first stage of the pipeline. Replay may be signaled for a given instruction at the first stage. In response to a replay of a second instruction, the control circuit is configured to copy a contents of the second scoreboard to the first scoreboard. In various embodiments, additional scoreboards may be used for detecting different types of dependencies.

REFERENCES:
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5488730 (1996-01-01), Brown, III et al.
patent: 5497499 (1996-03-01), Garg et al.
patent: 5546593 (1996-08-01), Kimura et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5630157 (1997-05-01), Dwyer, III
patent: 5655096 (1997-08-01), Branigin
patent: 5666506 (1997-09-01), Hesson et al.
patent: 5673426 (1997-09-01), Shen et al.
patent: 5784588 (1998-07-01), Leung
patent: 5790827 (1998-08-01), Leung
patent: 5887185 (1999-03-01), Lynch
patent: 5933618 (1999-08-01), Tran et al.
patent: 5991884 (1999-11-01), Lin et al.
patent: 6076153 (2000-06-01), Grochowski et al.
patent: 6195744 (2001-02-01), Favor et al.
patent: 6219796 (2001-04-01), Bartley
patent: 6282663 (2001-08-01), Khazam
Talgam, Yoav, Shadow Scoreboard and Implementation, Oct. 1998, Motorola, Inc., Technical Developments, vol. 8, pp. 43-44.
Patterson and Hennessy, “Computer Architecture: A Quantitative Approach,” Morgan Kaufmann Publishers, Inc., 1990, pp. 291-299.
Patterson and Hennessy, “Computer Architecture: A Quantitative Approach,” Second Edition, Morgan Kaufmann Publishers, Inc., 1990, 1996, pp. 242-251.
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, Letter from Anu Sundaresan, May 18, 2000, 1 page.

Affiliated with

Also associated with

Rating

Comparing operands of instructions against a replay... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Comparing operands of instructions against a replay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Comparing operands of instructions against a replay... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3485558