Compact phase recovery scheme using digital circuits

Details Compact phase recovery scheme using digital circuits Compact phase recovery scheme using digital circuits

1992-03-02

1995-10-10

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375376, H03D 324, H04L 702

Patent

active

054577187

ABSTRACT:
The present invention is a fully integrated digital filter which interacts with a phase comparator to provide a phase lock loop and data retiming function. The digital filter includes a prescaler, a six bit reversible counter, and a four bit reversible counter. The phase comparator is a D-type edge-triggered flip-flop in which an input data signal clocks the flip-flop and samples a clock signal to determine whether the clock signal leads or lags the input data signal. The clock signal is repeatedly sampled and the digital filter counts the number of leading and lagging signals. The digital filter counts the leading and lagging signals in groups so that the counting rate of the digital filter does not have to be as high as the input data rate. The prescaler groups the bits and the six bit counter determines the number of samples that indicate a clock lead or lag. The output of the six bit counter is the input to a four bit counter which provides a digital signal that controls the relative phase difference between the clock signal and the data signal. In a first implementation, the digital filter provides a data retiming function by sending the output of the four bit counter to a digital delay element interposed between the data signal input and the input to the phase comparator. When the data is out of phase with respect to a local clock, the digital filter determines from a multitude of binary phase decisions the polarity of phase correction required, and feeds this back to the delay element. The delay element then adjusts the phase of the incoming data with respect to the phase of the local clock. In a second implementation of the present invention, the digital filter provides a phase lock loop function by sending the output of the four bit counter to a digital to analog converter (DAC). The DAC adjusts the output frequency of a voltage controlled oscillator (VCO). The output of the VCO is the data input to the phase comparator and the data signal is the clock input to the phase comparator. The VCO output is compared to the data signal in order to adjust the frequency and phase of the VCO and generate the proper clock signal from the incoming data.

REFERENCES:
patent: 3908115 (1975-09-01), Waggener
patent: 4414676 (1983-11-01), Kraul et al.
patent: 4831338 (1989-05-01), Yamaguchi
patent: 4868524 (1989-09-01), Costlow et al.
patent: 5012198 (1991-04-01), Okada et al.
patent: 5028885 (1991-07-01), Voigt et al.
EPO, 93100911.23 --Partial Search Report.
IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988, entitled "Feed-Forward Compensation Circuit for Digital Random-Walk Filters".

Affiliated with

Also associated with

Rating

Compact phase recovery scheme using digital circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compact phase recovery scheme using digital circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact phase recovery scheme using digital circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2315718