Compact, low-power low-jitter digital phase-locked loop

Details Compact, low-power low-jitter digital phase-locked loop Compact, low-power low-jitter digital phase-locked loop

2006-05-09

2006-05-09

Vo, Don N. (Department: 2631)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C327S156000

Reexamination Certificate

active

07042972

ABSTRACT:
A digital PLL includes an adaptive PFD, an adaptive loop filter, an iDAC, an ICO, and a divider. The adaptive PFD receives a reference signal and a feedback signal, determines phase error between the two signals, and provides a PFD value for each phase comparison period. The magnitude of the PFD value is adjusted to achieve fast frequency acquisition and reduced jitter. The adaptive loop filter updates its output whenever a PFD value is received, widens the PLL loop bandwidth if a large phase error is detected, and narrows the loop bandwidth if a small average phase error is detected. The iDAC, which can be implemented with both steered and single-ended current sources, converts the loop filter output into analog current. The ICO provides an oscillator signal having a phase determined by the iDAC output. The divider divides the oscillator signal by a factor of N and provides the feedback signal.

REFERENCES:
patent: 5548679 (1996-08-01), Kiyota
patent: 5703539 (1997-12-01), Gillig et al.
patent: 5872487 (1999-02-01), Adachi et al.
patent: 6054903 (2000-04-01), Fiedler
patent: 6236275 (2001-05-01), Dent
patent: 6606364 (2003-08-01), Walley et al.
patent: 2001/0033200 (2001-10-01), Staszewski et al.
Ahn, et al., “A Low-Jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications”, IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000 pp. 450-454.
John Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11 Nov. 1996, pp. 1723-1732.
Wu, et al., “A Low Glitch 10-bit 75 MHz CMOS Video D/A Converter”, IEEE Journal of Solid-State Circuits, vol. 30, No. 1, Jan. 1995, pp. 68-72.
Chung, et al., “An All-Digital Phase-Locked Loop for High-Speed Clock Generation”, IEEE Journal of Solid-State Circuits, vol. 38, No. 2, Feb. 2003, pp. 347-351.
Hwang, et al., “A Digitally Controlled Phase-Locked Loop with a Digital Phase-Frequency Detector for Fast Acquisition,” IEEE Journal of Solid-State Circuits, vol. 36, No. 10, Oct. 2001, pp. 1574-1581.

Affiliated with

Also associated with

Rating

Compact, low-power low-jitter digital phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compact, low-power low-jitter digital phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact, low-power low-jitter digital phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3586709