Electricity: electrical systems and devices – Safety and protection of systems and devices – With specific current responsive fault sensor
Patent
1990-12-07
1992-07-14
Mintel, William
Electricity: electrical systems and devices
Safety and protection of systems and devices
With specific current responsive fault sensor
357 75, 357 80, 357 81, 357 74, 361412, 361420, 439 69, 439 74, H01L 2504, H01L 3902
Patent
active
051307685
ABSTRACT:
A compact high-density packaging arrangement for high-performance semiconductor devices includes a plurality of high-performance semiconductor chips connected to a multilayer daughter substrate member using a bare chip assembly technique known as bonded pin technology. Internal bonded pins are formed on bonding pads of the chips and soldered to conductive pads in solder wells located on the daughter substrate to provide a first level of interconnection for the chips. A larger, multilayer mother substrate member has a plurality of apertures formed in one surface thereof. These apertures are terminated by a top side of a metallized base layer of the substrate. An opposite surface of the mother substrate, i.e. a bottom side of the base layer, is affixed in thermal conductive relation to a metallic cold plate adapted for receiving a cooling fluid. External bonded pins are formed on bonding pads of the daughter substrate and inserted into corresponding solder wells located on the mother substrate. Concurrently, the bare chips are situated into the apertures in intimate thermal conductive relation to the cold plate via the metallized base layer. The pins are then soldered to conductive pads in the solder wells, thereby providing a second level of chip interconnection when other chip-populated daughter substrates are mounted thereon.
REFERENCES:
patent: 3459998 (1969-08-01), Focarile
patent: 3764856 (1973-10-01), Martin
patent: 3904934 (1975-09-01), Martin
patent: 3999105 (1976-12-01), Archey et al.
patent: 4082394 (1978-04-01), Gedney et al.
patent: 4542438 (1985-09-01), Yamamoto
patent: 4617193 (1986-10-01), Wu
patent: 4634041 (1987-01-01), Prasad et al.
patent: 4652977 (1987-03-01), Jones
patent: 4664309 (1987-05-01), Allen et al.
patent: 4736266 (1988-04-01), Tanibe
patent: 4802062 (1989-01-01), Blum et al.
patent: 4872844 (1989-10-01), Grebe et al.
patent: 4903889 (1990-02-01), Svendsen
patent: 4949224 (1990-08-01), Yamamura et al.
"Hermezic Hybrid Module", IBM Tech. Dis. Bull., Martin et al., vol. 21, No. 10, Mar. 1979, pp. 4023-4024.
"Pluggable Stacked Module", IBM Tech. Bull., Falda, vol. 23, No. 12, May 1981, pp. 5410-5411.
Article entitled, "Multi-Chip Single Package 32 Bit Floating Point Digital Signal Processor with Built-in 64K-Byte SRAM Cash Memory", by C. D. Lin-Hendel, L. H. Cong, C. H. Gauntlett, and J. M. Segeleken, IEEE Proceedings of 1989, pp. 636-640, 1989.
Article entitled, "Bonded Interconnect Pin (BIP.TM.) Technology, A Novel Bare Chip Assembly Technique for Multichip Modules" by Baba et al. from Proceedings of the 1990 International Electronics Packaging Conference, Sep., 1990, pp. 1080-1091.
Czekalski Martin W.
Wu Andrew L.
Digital Equipment Corporation
Mintel William
Ostrowski David
LandOfFree
Compact, high-density packaging apparatus for high performance s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compact, high-density packaging apparatus for high performance s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact, high-density packaging apparatus for high performance s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-338846