Compact Galois field multiplier engine

Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

10395620

ABSTRACT:
A compact Galois field parallel multiplier engine includes a multiplier circuit for multiplying together two polynomials with coefficients over a Galois field to obtain their product; a Galois field linear transformer circuit has a multiply input from the multiplier circuit for predicting the modulo remainder of the polynomial product for an irreducible polynomial; first and second polynomial inputs; the Galois field linear transformer circuit may include a plurality of cells configured in a matrix section and a unity matrix section wherein the unity matrix section cells represent the prediction of the remainder when the output of the multiplier circuit is a polynomial with a power less than the power of the irreducible polynomial.

REFERENCES:
patent: 4251875 (1981-02-01), Marver et al.
patent: 4847801 (1989-07-01), Tong
patent: 4852098 (1989-07-01), Brechard et al.
patent: 4918638 (1990-04-01), Matsumoto et al.
patent: 5046037 (1991-09-01), Cognault et al.
patent: 5095525 (1992-03-01), Almgren et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5379243 (1995-01-01), Greenberger et al.
patent: 5386523 (1995-01-01), Crook et al.
patent: 5446850 (1995-08-01), Jeremiah et al.
patent: 5689452 (1997-11-01), Cameron
patent: 5754563 (1998-05-01), White
patent: 5768168 (1998-06-01), Im
patent: 5832290 (1998-11-01), Gostin et al.
patent: 5996057 (1999-11-01), Scales, III et al.
patent: 5999959 (1999-12-01), Weng et al.
patent: 6049815 (2000-04-01), Lambert et al.
patent: 6175945 (2001-01-01), Shigeru
patent: 6199086 (2001-03-01), Dworkin et al.
patent: 6199087 (2001-03-01), Blake et al.
patent: 6223320 (2001-04-01), Dubey et al.
patent: 6230179 (2001-05-01), Dworkin et al.
patent: 6246768 (2001-06-01), Kim
patent: 6349318 (2002-02-01), Vanstone et al.
patent: 6434662 (2002-08-01), Greene et al.
patent: 6587864 (2003-07-01), Stein et al.
patent: 1071008 (2001-01-01), None
patent: 1 246 389 (2002-10-01), None
U.S. Appl. No. 10/440,330, filed May 16, 2003, Stein et al.
Viktor Fischer,Realization of the Round 2 AES Candidates Using Altera FPGA, (Jan. 26, 2001) <http://csrc.nist.gov/CryptoToolkit/aes/roun2/conf3/papers/24-vfischer.pdf> (Micronic—Kosice, Slovakia).
Máire McLoone and J.V. McCanny,High Performance Single-Chip FPGA Rijndael Algorithm Implementations, CHES 2001 PROC, LNCS 2162, 65-76 (ç.K. Koç et al. eds. May 16, 2001).
elixent,Changing the Electronic Landscape(2001) <http://www.elixent.com> (elixent—Bristol, UK).
elixent Application NoteJPEG Codec(Dec. 9, 2002) <http://www.elixent.com/assets/jpeg-coder.pdf> (elixent—Bristol, UK).
V. Baumgarte et al.,PACT XPP—A Self-Reconfigurable Data Processing Architecture(Jun. 2001) <http://www.pactcorp.com/xneu/download/ersa01.pdf> (PACT XPP—Santa Clara, CA).
PACT Informationstechnologie GmbH,The XPP White Paper Release 2.1(Mar. 27, 2002) <http://www.pactcorp.com/xneu/download/xpp—white—paper.pdf> (PACT XPP—Santa Clara, CA).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Compact Galois field multiplier engine does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compact Galois field multiplier engine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact Galois field multiplier engine will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3868761

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.