Communications interface between clock domains with minimal...

Details Communications interface between clock domains with minimal... Communications interface between clock domains with minimal...

2006-04-11

2006-04-11

Nguyen, Chau (Department: 2661)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S404000, C370S412000, C370S516000

Reexamination Certificate

active

07027447

ABSTRACT:
A network switch system (10) is disclosed, in which a plurality of switch fabric devices (20) are interconnected according to a ring arrangement, each of the switch fabric devices (20) including therein switch interfaces (22) coupled to corresponding network switches (14, 16). Each switch fabric device includes a plurality of ring paths (24), each of which is associated with a receive ring interface (26R) and a transmit ring interface (26X). Each ring path (24) includes a circular buffer (44) having a plurality of entries, each of which is associated with valid logic (50). The valid logic (50) for each entry presents valid signals on valid lines (WV, RV) to the receive and transmit domains of the ring path (24), and receives signals on write and read word request lines (WRW, RDW) therefrom. Control of the access to the circular buffer (44) is made according to the write and read word request lines (WRW, RDW) for the corresponding entries of the circular buffer (44) to which write pointers and read pointers point. The write word request line (WRW) sets the valid lines (WV, RV) for the corresponding entry in each of the two clock domains, while the read word request line (RDW) resets these valid lines (WV, RV) for that entry. Differences in clock frequency between the receive and transmit clock domains are thus compensated, with a minimum latency.

REFERENCES:
patent: 4873703 (1989-10-01), Crandall et al.
patent: 4956839 (1990-09-01), Torii et al.
patent: 5487092 (1996-01-01), Finney et al.
patent: 5692137 (1997-11-01), Regal et al.
patent: 5799175 (1998-08-01), Cassiday et al.
patent: 5883895 (1999-03-01), Davis et al.
patent: 5884100 (1999-03-01), Normoyle et al.
patent: 5956748 (1999-09-01), New
patent: 6000022 (1999-12-01), Manning
patent: 6000037 (1999-12-01), Herbert
patent: 6055285 (2000-04-01), Alston
patent: 6233221 (2001-05-01), Lowe et al.
patent: 6493818 (2002-12-01), Robertson
patent: 6625124 (2003-09-01), Fan et al.

Affiliated with

Also associated with

Rating

Communications interface between clock domains with minimal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Communications interface between clock domains with minimal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Communications interface between clock domains with minimal... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3584749