Communications bus for a parallel processing system

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

07546570

ABSTRACT:
A communications bus enables communication of data signals in a parallel processing system having a plurality of substantially identical cells, each cell having an access point for transmitting data signals into the communications bus. The communications bus includes a plurality of parallel channels, and at least one channel crossover point associated with each cell. Each crossover point implements a regular change in a channel order of the communications bus, such that each access point is coupled to a channel of the communications bus. Propagation delays are reduced by inserting buffers at regular intervals along the length of each channel. An output buffer at a downstream boundary of each power domain of the system prevents undesired currents due to voltage mismatch. The propagation direction of data signals away from the access point, and propagation of data to an adjacent downstream cell can be controlled to reduce bus traffic and power consumption.

REFERENCES:
patent: 4621201 (1986-11-01), Amdahl et al.
patent: 5266833 (1993-11-01), Capps
patent: 5625563 (1997-04-01), Rostoker et al.
patent: 6858356 (2005-02-01), Savaria et al.
patent: 6928606 (2005-08-01), Savaria et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Communications bus for a parallel processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Communications bus for a parallel processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Communications bus for a parallel processing system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4098927

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.