Commands scheduled for frequency mismatch bubbles

Details Commands scheduled for frequency mismatch bubbles Commands scheduled for frequency mismatch bubbles

2006-12-28

2011-11-29

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711SE12002

Reexamination Certificate

active

08069327

ABSTRACT:
In some embodiments, a chip includes chip interface transmitters, a chip, and clock gearing logic. The transmitters are to transmit signals in frames including slots. The scheduler is to schedule signals at a first frequency including commands for first slots of the frames in general and commands for second slots of at least some frames immediately preceding frequency mismatch bubbles occurring when the frames are at a second frequency. The clock gearing logic is to provide the signals having the first frequency from the scheduler to the transmitters at the second frequency. Other embodiments are described.

REFERENCES:
patent: 5649050 (1997-07-01), Hardwick et al.
patent: 6373289 (2002-04-01), Martin et al.
patent: 6493250 (2002-12-01), Halbert et al.
patent: 6658509 (2003-12-01), Bonella et al.
patent: 6697888 (2004-02-01), Halbert et al.
patent: 6724679 (2004-04-01), Nagasawa et al.
patent: 7024518 (2006-04-01), Halbert et al.
patent: 2003/0028816 (2003-02-01), Bacon
patent: 2003/0081490 (2003-05-01), Nagasawa et al.
patent: 2004/0098540 (2004-05-01), Itoh et al.

Affiliated with

Also associated with

Rating

Commands scheduled for frequency mismatch bubbles does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Commands scheduled for frequency mismatch bubbles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Commands scheduled for frequency mismatch bubbles will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4270161