Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Patent
1997-12-10
2000-07-11
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
710112, 710 39, 710 54, 710263, G06F 1200
Patent
active
060887400
ABSTRACT:
A hardware implemented command queuing system in a hardware accelerated command interpreter engine. The command queuing system is an integral component of an autonomous hardware accelerated command interpreter type data processing engine that executes a programmable set of data processing commands in response to a stimulus from a host processor. The command queuing system is a configuration of registers and logic blocks that interact with a local host processor and other components within the command interpreter engine itself. The local host processor generates the commands to execute and the command queuing system queues the commands for seriatim execution by components within the command interpreter system. The command queue is a set of registers and command queue pointers that point to the next register available for writing a new command to the command queue, the next register that contains a command that is ready for executing, and the next register that contains the address of a completed command awaiting acknowledgment. The command queue pointers are managed by command queue interface control logic in the command queuing system. In the event of an error in executing any one command from the command queue, the command queuing system interacts with the local host processor to update the command queue pointers as needed to recover from the error and restart normal command queuing. The command queuing system also includes a set of control registers that contains internal command interpreter system operational status and local host processor accessible queuing and error status. The set of control registers are also managed by the command queue interface control logic in the command queuing system.
REFERENCES:
patent: 4136386 (1979-01-01), Annunziata et al.
patent: 5459839 (1995-10-01), Swarts et al.
patent: 5530815 (1996-06-01), Nabekura et al.
patent: 5781182 (1998-07-01), Liu et al.
patent: 5822772 (1998-10-01), Chan et al.
patent: 5874930 (1999-02-01), McRobert et al.
Ghaffari Bahareh
Gibson Kenneth J.
Adaptec, Inc.
Etienne Ario
Sheikh Ayaz R.
LandOfFree
Command queuing system for a hardware accelerated command interp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Command queuing system for a hardware accelerated command interp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Command queuing system for a hardware accelerated command interp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-552627