Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
2006-10-24
2006-10-24
Nguyen, Tanh Q. (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C710S006000, C710S007000, C710S020000, C710S029000, C710S036000, C710S039000, C710S052000, C718S001000, C718S100000, C718S101000, C718S102000, C711S100000, C711S154000, C712S214000, C712S215000, C712S220000, C712S245000
Reexamination Certificate
active
07127530
ABSTRACT:
In order to reduce load placed on a CPU (central processing unit) in providing SBP-2 (serial bus protocol 2) initiator capability, provided are a sequence control circuit activated by the CPU for controlling a command issue sequence, a packet processing circuit for assembling operation request blocks (ORB) into a transmission packet and extracting a status from a received packet; buffer for storing a command ORB provided by the CPU; a buffer for storing a management ORB provided by the CPU; a buffer for storing a status received for an issued management ORB and providing the status to the CPU; and a buffer for command for storing a status received for an issued command ORB and providing the status to the CPU.
REFERENCES:
patent: 6185632 (2001-02-01), Berkema
patent: 6205494 (2001-03-01), Williams
patent: 6452693 (2002-09-01), Isoda et al.
patent: 6553440 (2003-04-01), Ikegaya
patent: 6647016 (2003-11-01), Isoda et al.
patent: 6654380 (2003-11-01), Yumiba et al.
patent: 6701386 (2004-03-01), Isoda et al.
patent: 2001/0042141 (2001-11-01), Matsunaga
patent: 2002/0059487 (2002-05-01), Talati
patent: 2002/0067697 (2002-06-01), Ito et al.
patent: 2003/0212850 (2003-11-01), Nagasaka
patent: 1 008 941 (2000-06-01), None
patent: 1 014 650 (2000-06-01), None
patent: 59-020030 (1984-02-01), None
patent: 2000250846 (2000-09-01), None
Johansson, P. “Information Technology Serial Bus Protocol 2 (SBP-2)” XP-002308462, T10 Project 1155D, pp. 13-14, 37-44, 87, May 19, 1998.
Ishimura Isamu
Tabira Yoshihiro
LandOfFree
Command issuing apparatus for high-speed serial interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Command issuing apparatus for high-speed serial interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Command issuing apparatus for high-speed serial interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3640610