Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2006-05-11
2008-12-02
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
C709S248000
Reexamination Certificate
active
07461240
ABSTRACT:
The issuance timing of commands received from and transmitted to among a plurality of processing units is controlled efficiently. An execution command storage unit222stores execution commands, received from an external command transmitting entity, where a predetermined upper-limit number of execution commands to be stored is set. An execution command issuing unit230retrieves the execution commands stored and issues them to a command execution entity. An adjustment command storage unit224stores the adjustment command, transmitted from the command transmitting entity, to adjust the issuance order of the execution commands. A storage area for storing the execution commands to be stored in the execution command storage unit222and a storage area for storing the adjustment command to be stored in the adjustment command storage unit224are separately provided. When the adjustment command is stored, the execution command issuing unit230issues an execution command received after the reception of the adjustment command, on the condition that the issuance of execution commands received prior to the reception of the adjustment command has been completed.
REFERENCES:
patent: 5721921 (1998-02-01), Kessler et al.
patent: 5802374 (1998-09-01), Gupta et al.
patent: 5832261 (1998-11-01), Ishizaka et al.
patent: 5887143 (1999-03-01), Saito et al.
patent: 6085263 (2000-07-01), Sharma et al.
patent: 6216174 (2001-04-01), Scott et al.
patent: 6263406 (2001-07-01), Uwano et al.
patent: 6292939 (2001-09-01), Itou et al.
patent: 6466988 (2002-10-01), Sukegawa et al.
patent: 6609192 (2003-08-01), Guthrie et al.
patent: 6643718 (2003-11-01), Chen et al.
patent: 7117496 (2006-10-01), Ramesh et al.
International Search Report and Written Opinion based on PCT/JP2006/309877, dated Oct. 17, 2006, 12 pgs.
Jeong et al.; An effective out-of-order execution control scheme for an embedded floating point coprocessor; Microprocessors And Microsystems, IPC Business Press Ltd.,—London, GB, vol. 27, No. 4, May 20, 2003; pp. 171-180; XP004423866.
Chang et al.; “The effects of explicitly parallel mechanisms on the multi-ALU processor cluster pipeline;” Computer Design: VLSI In Computers And Processors, 1998,—ICCD '98 Proceedings International Conf. on Austin TX, Oct. 5-7, 1998; Los Alamitos, CA, IEEE Comput. Soc., US, Oct. 5, 1998, pp. 474-481; XP010310318.
Ohtsuka Katsushi
Yamazaki Takeshi
Coleman Eric
Dernier Matthew B.
Gibson & Dernier LLP
Sony Computer Entertainment Inc.
LandOfFree
Command execution controlling apparatus, command execution... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Command execution controlling apparatus, command execution..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Command execution controlling apparatus, command execution... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4035297