Command and control architecture for a video decoder and a host

Details Command and control architecture for a video decoder and a host Command and control architecture for a video decoder and a host

1999-11-30

2003-02-04

Ray, Gopal C. (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C725S109000, C725S136000

Reexamination Certificate

active

06516376

ABSTRACT:

The invention relates to an apparatus and concomitant method for controlling and monitoring a decoder system. More specifically, the present invention incorporates an interface structure having a status interface line and a plurality of data interface lines and concomitant communication protocol to allow a host to control and communicate with a video decoder.
BACKGROUND OF THE DISCLOSURE
The proliferation of digital video/audio information presents a challenge for systems that are tasked with receiving and decoding such complex information. Namely, digital information, e.g., a movie or a “live” broadcast from a digital studio or from a storage device, is often converted into compressed bitstreams before being transmitted or stored. The compressed bitstreams contain various data elements that include video, audio, timing, program specific information and control data which are packaged into various “packets”. A packet is a group of binary digits that include various data elements which are switched and transmitted as a composite whole.
In turn, a decoding system must receive and decode the packets properly to extract the digital video/audio information. The data elements and other information are arranged in accordance with various specific formats, e.g., ISO/IEC international Standards 11172-* (Moving Picture Experts Group (MPEG-1)), 13818-* (MPEG-2), American Television Standards Committee (ATSC) standards and Digital Video Broadcasting (DVB) specification prETS 300-468 are just several examples.
To illustrate, in general, MPEG defines a packet as consisting of a header followed by a number of contiguous bytes from an “elementary data stream”. An elementary stream is simply a generic term for one of the coded video, coded audio or other coded bitstreams. More specifically, a MPEG-2 “transport stream” packet comprises a header, which may be four (4) or more bytes long with a payload having a maximum length of 184 bytes. Transport stream packets are part of one or more programs which are assembled into a transport stream. The transport stream is then transmitted over a channel with a particular transfer rate.
As the transmission bandwidth increases in response to greater demand, it becomes increasingly more difficult to decode such an enormous amount of transmitted information, especially in real time by a single decoder. As such, the decoding function has been allocated such that two or more decoders are now employed to perform the decoding function, e.g., a video decoder to handle image information and an audio decoder to handle audio information. However, since the various components of the digital video/audio information, e.g., a video sequence and its associated audio frames, are closely related, the decoders must carefully coordinate their decoding functions to properly address at numerous decoding and presentation issues, e.g., timing issues, lost information, servicing user selections, and the like. In fact, as the complexity of the digital video/audio information increases, the decoding system may employ a separate controller or a host to monitor the functions performed by the decoders, e.g., to arbitrate conflicts between the decoders.
Therefore, a need exists in the art for a method and apparatus for effecting communication between components within a decoding system. Specifically, a need exists for an interface and concomitant communication protocol to allow a host to control and communicate with a video decoder.
SUMMARY OF THE INVENTION
The present invention is a method and apparatus for using an interface and concomitant communication protocol to allow a host to control and communicate with a video decoder. More specifically, the present interface structure allows multiple data streams to be passed between the host and the video decoder by using control data or meta-data on the status interface line to inform the host or video decoder as to which data interface lines are currently carrying relevant data that the host or video decoder should service. The novel interface structure allows a communication protocol to effect communication, control of timing information, data transmission, and input and output selection without having to add extra control data onto the data streams or to adhere to a strict time schedule as to which data interface line is actually carrying relevant data.


REFERENCES:
patent: 5818530 (1998-10-01), Canfield et al.
patent: 5838597 (1998-11-01), Pau et al.
patent: 6108584 (2000-08-01), Edwards
patent: 6134613 (2000-10-01), Stephenson et al.
patent: 6305021 (2001-10-01), Kim
patent: 6374404 (2002-04-01), Brotz et al.

Affiliated with

Also associated with

Rating

Command and control architecture for a video decoder and a host does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Command and control architecture for a video decoder and a host, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Command and control architecture for a video decoder and a host will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3142566