Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-06-07
2005-06-07
Hassanzadeh, Parviz (Department: 1763)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S627000, C118S719000
Reexamination Certificate
active
06903016
ABSTRACT:
One embodiment of the present invention in a method for making copper interconnects, which method includes: (a) forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening; (b) depositing a barrier layer over the field and inside surfaces of the at least one opening; (c) depositing a non-conformal first copper seed layer over the barrier layer using physical vapor deposition, wherein the first seed layer is thicker than about 500 Å over the field; (d) depositing a conformal second copper seed layer over the first seed layer using chemical vapor deposition; and (e) electroplating a copper layer over the second seed layer.
REFERENCES:
patent: 5173442 (1992-12-01), Carey
patent: 5219787 (1993-06-01), Carey et al.
patent: 5354712 (1994-10-01), Ho et al.
patent: 5403620 (1995-04-01), Kaesz et al.
patent: 5612254 (1997-03-01), Mu et al.
patent: 5693563 (1997-12-01), Teong
patent: 5897752 (1999-04-01), Hong et al.
patent: 5969422 (1999-10-01), Ting et al.
patent: 6042700 (2000-03-01), Gopalraja et al.
patent: 6066892 (2000-05-01), Ding et al.
patent: 6069068 (2000-05-01), Rathore et al.
patent: 6087711 (2000-07-01), Givens
patent: 6110828 (2000-08-01), Guo et al.
patent: 6136707 (2000-10-01), Cohen
patent: 6139697 (2000-10-01), Chen et al.
patent: 6169030 (2001-01-01), Naik et al.
patent: 6174811 (2001-01-01), Ding et al.
patent: 6181012 (2001-01-01), Edelstein et al.
patent: 6184138 (2001-02-01), Ho et al.
patent: 6187670 (2001-02-01), Brown et al.
patent: 6197181 (2001-03-01), Chen
patent: 6221765 (2001-04-01), Ueno
patent: 6225221 (2001-05-01), Ho et al.
patent: 6239021 (2001-05-01), Pramanick et al.
patent: 6242349 (2001-06-01), Nogami et al.
patent: 6249055 (2001-06-01), Dubin
patent: 6251242 (2001-06-01), Fu et al.
patent: 6251528 (2001-06-01), Uzoh et al.
patent: 6251759 (2001-06-01), Guo et al.
patent: 6252304 (2001-06-01), Cole et al.
patent: 6258223 (2001-07-01), Cheung et al.
patent: 6258707 (2001-07-01), Uzoh
patent: 6274008 (2001-08-01), Gopalraja et al.
patent: 6277249 (2001-08-01), Gopalraja et al.
patent: 6281121 (2001-08-01), Brown et al.
patent: 6374770 (2002-04-01), Lee et al.
patent: 6391776 (2002-05-01), Hashim et al.
patent: 6395164 (2002-05-01), Andricacos et al.
patent: 6398929 (2002-06-01), Chiang et al.
patent: 6433429 (2002-08-01), Stamper
patent: 6440289 (2002-08-01), Woo et al.
patent: 6500762 (2002-12-01), Hashim et al.
patent: 6506668 (2003-01-01), Woo et al.
patent: 6515368 (2003-02-01), Lopatin et al.
patent: 6566259 (2003-05-01), Ding et al.
patent: 6582569 (2003-06-01), Chiang et al.
patent: 6605197 (2003-08-01), Ding et al.
patent: 6627542 (2003-09-01), Gandikota et al.
patent: 2002/0029958 (2002-03-01), Chiang et al.
patent: 2003/0116427 (2003-06-01), Ding et al.
patent: 2003/0129828 (2003-07-01), Cohen
patent: WO 0048226 (2000-08-01), None
“Biased Directional Sputtering For Barrier And Seed Layers” by S. Mizuno et al., 1999 Proc. 16thIntl VLSI Multilevel Interconn. Conf. (VMIC), Sept. 7-9, 1999, pp. 591-596.
“Copper Barrier Bias-Temperature Stress Tests On Low-k CVD Silicon-Oxide-Based Black Diamond Films” by R. P. Mandal et al., 1999 Proc. 16thIntl VLSI Multilevel Interconn. Conf. (VMIC), Sept. 7-9, 1999, pp. 585-590.
“The Influence Or The Underlayer On The CVD Cu Nucleation” by Y. Qian et al., 1999 Proc. 16thIntl VLSI Multilevel Interconn. Conf. (VMIC), Sept. 7-9, 1999, pp. 558-562.
“Gap Filling Electro-Chemical Deposition Technology For Copper Damascene Process” by M. Zhu et al. 1999 Proc. 16thIntl VLSI Multilevel Interconn. Conf. (VMIC), Sept. 7-9, 1999, pp. 541-546.
“Study of Diffusion Barrier Properties of Ionized Metal Plasma(IMP) Deposited TaN Between Cu and SiO2” by Y. K. Lee et al., 1999 Proc. 16thIntl VLSI Multi. Inter. Conf. (VMIC), Sept. 7-9, 1999, pp. 322-324.
“Electromigration Characteristics of Damascene CVD, PVD, and Electroplated Copper Metallization” by H. S. Rathore et al., 1999 Proc. 16thIntl VLSI Multi. Inter. Conf. (VMIC), Sept. 7-9, 1999, pp. 89-92.
“The Challenges of the Copper CMP Clean” by D. Hymes et al., Semi. Intl, Jun. 1998, pp. 117-122.
“The Environment, Health and Safety Side of Copper Metallization” by L. Mendicino and P. T. Brown, Semi. Intl., Jun. 1998, pp. 105-110.
“Copper has enormous benefits when compared to aluminum, but its implementation requires some fundamental changes in process technologies” by P. Singer, Semi. Intl., Jun. 1998, pp. 91-98.
“Damascene copper electroplating for chip interconnections” by P. C. Andricacos et al., IBM Journal of Research & Development, vol. 42, No. 5, 1998, pp. 567-574.
“The Evolution of Interconnection Technology at IBM” by J. G. Ryan et al., IBM Journal of Research & Development, vol. 39, No. 4, 1995.
“Sputter Deposition Processes” by R. Parsons, pp. 177-208 inThin Film Processes II, Edited by J. L. Vosen and W. Kern, Academic Press (1991).
“The Cathodic Arc Plasma Deposition of Thin Films” by P. C. Johnson, pp. 209-280 inThin Film Processes II, edited by J. L. Vosen and W. Kern, Academic Press (1991).
“Thermal Chemical Vapor Deposition” by K. F. Jensen and W. Kern, pp. 283-368 inThin Film Processes II, edited by J. L. Vosen and W. Kern, Academic Press (1991).
“CVD Cu technology development for advanced Cu interconnect applications” by Cheng-Hong Lee, et al., IEEE 2000 International Interconnect Technology Conference (IITC), Jun. 5-7, 2000, pp. 242-244.
“Cu Dual Damascene Integration Issues” by S. Kordic et al., 1999 Proc. 16thIntl VLSI Multilevel Interconn. Conf. (VMIC), Sept. 7-9, 1999, pp. 53-62.
“Aluminum Persists as Copper Age Dawns” by A. E. Brown, Semi. Intl., Aug. 1999, pp. 58-66.
“Implications of damascene topography for electroplated copper interconnects” by M. E. Gross et al., Solid State Tech., Aug. 1999, pp. 47-52.
“Copper Electroplating Enters Mainstream Processing” by A. E. Brown, Semi. Intl., Apr. 1999, pp. 58-66.
“Barriers for copper interconnections” by C. Ryu et al., Solid State Tech., Apr. 1999, 53-56.
“Copper On-Chip Interconnections” by P. C. Andricacos, The Electrochemical Society Interface, Spring 1999, pp. 31-37.
“Barrier Capabilities of Selective Chemical Vapor Deposited W Films and WSiN/WSix/W Stacked Layers Against Cu Diffusion” by M. T. Wang et al., J. Electrochemical Soc., vol. 146(2), Feb. 1999, pp. 728-731.
“Tantalum Nitride Films Grown by Inorganic Low Temperature Thermal Chemical Vapor Deposition” by A. E. Kaloyeros et al., J. Electrochemical Soc., vol. 146(1), Jan. 1999, pp. 170-176.
“Sputtered Cr and Reactively Sputtered CrNxServing as Barrier Layers Against Copper Diffusion” by J. C. Chuang et al., J. Electrochemical Soc., vol. 145(12), Dec. 1998, pp. 4290-4296.
“Electroplating bath control for copper interconnects” T. Taylor et al., Sol. St. Tec., Nov. 1998, pp. 47-57.
“Options for CVD of Dielectrics Include low-k Materials” by J. Baliga, Semi. Intl., Jun. 1998, pp. 139-144.
“Ultrathin CVD Barrier/Seed for 0.1μm Dual Damascene Cu Interconnects” by C. Block et al., IEEE 2001 International Interconnect Technology Conference (IITC), Jun. 4-6, 2001, pp. 210-212.
“Electroless and Electrolytic Seed Repair Effects on Damascene Feature Fill” by T. Andryuschenko et al., IEEE 2001 International Interconnect Technology Conference(IITC), Jun. 4-6, 2001, pp. 33-35.
“Characterization of Electroless Copper as a Seed Layer for sub-0.1μm Interconnects” by S. Gandikota et al., IEEE 2001 International Interconnect Technology Conference (IITC), Jun. 4-6, 2001, pp. 30-32.
“Integration of Electroless Copper for Seed Repair” by C. Witt et al., IEEE 2002 International Interconnect. Technology Conference (IITC), J
LandOfFree
Combined conformal/non-conformal seed layers for metallic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combined conformal/non-conformal seed layers for metallic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combined conformal/non-conformal seed layers for metallic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3518423