Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1994-04-15
1996-06-18
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
333 22R, 327540, H03K 1716
Patent
active
055281672
ABSTRACT:
An SCSI bus line apparatus including in combination at least two of any of an active deassertion (ADR) circuit, a signal line impedance matching (SLIM) circuit and a signal line increased circuit kicker (SLICK) circuit. In the ADR circuit, if a current sinking circuit senses an increased voltage on the common node of the signal lines of a bus due to active deassertion of a signal line, the current sinking circuit sinks enough current from the signal lines to prevent an over-current condition on asserted signal lines or soon-to-be asserted signal lines. In the SLIM circuit, transient voltages are removed from a signal line by limiting to within a range the voltages that can appear on the signal line. In the SLICK circuit, a current switching device is controlled to provide current to raise the voltage level of a notch occurring in a signal on a signal line when the line is deasserted, but is responsive to a monitoring circuit for disconnecting the current when a programmed length of time has been exceeded after assertion.
REFERENCES:
patent: 3619659 (1971-11-01), Meyer et al.
patent: 4339677 (1982-07-01), Hoeft
patent: 4434403 (1984-02-01), Chang
patent: 4536667 (1985-08-01), Masuda
patent: 4748426 (1988-05-01), Stewart
patent: 4831283 (1989-05-01), Newton
patent: 4920339 (1990-04-01), Friend et al.
patent: 5010293 (1991-04-01), Ellersick
patent: 5027004 (1991-06-01), Palara
patent: 5028820 (1991-07-01), Sullivan
patent: 5072169 (1991-12-01), Saul et al.
patent: 5089724 (1992-02-01), Chuang et al.
patent: 5182526 (1993-01-01), Nelson
patent: 5198699 (1993-03-01), Hashimoto et al.
patent: 5239559 (1993-08-01), Brach et al.
patent: 5254878 (1993-10-01), Olsen
patent: 5313105 (1994-05-01), Samela et al.
patent: 5362991 (1994-11-01), Samela
Samela Francis M.
Zuckerman William L.
Methode Electronics Inc.
Santamauro Jon
Westin Edward P.
LandOfFree
Combination of terminator apparatus enhancements does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combination of terminator apparatus enhancements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combination of terminator apparatus enhancements will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-225445