Column redundancy for two port random access memory

Details Column redundancy for two port random access memory Column redundancy for two port random access memory

1986-05-02

1988-01-12

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Differential sensing

365189, 365238, G11C 1300

Patent

active

047196017

ABSTRACT:
A memory system includes a data storage matrix having columns and rows and a redundant storage matrix having at least one column. The columns of the storage matrix are addressed by column addresses each defining a logical column address for a data bit of a row and corresponding to a predetermined physical column of the storage matrix. The storage matrix is readable in parallel, the parallel read data being serially presented to an output port in a sequence determined by the physical order of the columns of the storage matrix. Column redundancy logic, response to a column address corresponding to a defective physical column of the storage matrix, stores a data bit in a column of the redundant storage matrix. Redundancy control logic response to the column redundancy logic operates on data parallel read from the storage matrix by column addressing, to insert the data bit stored in the redundant column between the data bits read from the data storage matrix according to its logical column address.

REFERENCES:
patent: 3763480 (1973-10-01), Weimer

Affiliated with

Also associated with

Rating

Column redundancy for two port random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Column redundancy for two port random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Column redundancy for two port random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-924178