Static information storage and retrieval – Read/write circuit – Erase
Patent
1981-09-28
1983-10-04
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Erase
365189, 365230, G11C 1140
Patent
active
044083068
ABSTRACT:
An EEPROM has an array of memory elements arranged by row and column which is accessed by a decoder capable of selecting all columns while enabling a single row in response to one input and selecting one column while enabling all rows in response to another input, thereby selectively erasing one entire row or column.
REFERENCES:
patent: 4172291 (1979-10-01), Owens et al.
patent: 4279024 (1981-07-01), Schrenk
Clingan Jr. James L.
Fears Terrell W.
Motorola Inc.
Myers Jeffrey Van
Sarli, Jr. Anthony J.
LandOfFree
Column and row erasable EEPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Column and row erasable EEPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Column and row erasable EEPROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-977193