Coherency management for a “switchless”...

Details Coherency management for a “switchless”... Coherency management for a “switchless”...

2006-08-01

2006-08-01

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

C711S146000, C711S141000, C711S168000, C370S460000

Reexamination Certificate

active

07085898

ABSTRACT:
An apparatus and method is disclosed to manage storage coherency in a symmetric multiprocessing environment having a plurality of nodes, each of which contain a multitude of processors, I/O adapters, main memory and a system controller comprising an integrated switch with a top level cache. The nodes are interconnected by a dual concentric ring topology. Local controllers on any given node initiate bus operations on behalf of said processors and I/O adapters on that node. Snoop requests are launched onto the ring topology simultaneously in both directions. As the messages traverse the nodes on the ring, they trigger remote controllers to perform coherent actions such as cache accesses or directory updates. Messages arriving on each node from both directions are combined with each other and with locally generated responses to form cumulative final responses. Additionally, controllers on the requesting node may perform local coherent actions based on the information conveyed by the returning final responses. Overall system coherency is maintained through the use of a dual token based scheme which provide coherency points to permit multiple non-contending requests for the same data unit. The cache coherency methods described herein further ensure the latest copy of data is always accessed or modified even when multiple copies are present throughout the multi-nodal system structure. Traditional cache management states are extended to include Intervention Master and Multiple Copy status which minimize overall bus utilization. A novel ring protocol is contemplated which efficiently packages coherency information into bus operational responses that also allow simultaneous data transfers in the direction of minimal latency.

REFERENCES:
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5673413 (1997-09-01), Deshpande et al.
patent: 5878268 (1999-03-01), Hagersten
patent: 5940856 (1999-08-01), Arimilli et al.
patent: 5940864 (1999-08-01), Arimilli et al.
patent: 5943684 (1999-08-01), Arimilli et al.
patent: 5943685 (1999-08-01), Arimilli et al.
patent: 6006255 (1999-12-01), Hoover et al.
patent: 6018791 (2000-01-01), Arimilli et al.
patent: 6115804 (2000-09-01), Carpenter et al.
patent: 6253292 (2001-06-01), Jhang et al.
patent: 6611906 (2003-08-01), McAllister et al.
patent: 2004/0008721 (2004-01-01), Ying et al.

Affiliated with

Also associated with

Rating

Coherency management for a “switchless”... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Coherency management for a “switchless”..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coherency management for a “switchless”... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3618485