Coherency directory updating in a multiprocessor computing...

Details Coherency directory updating in a multiprocessor computing... Coherency directory updating in a multiprocessor computing...

2011-05-10

2011-05-10

Kim, Matt (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S119000, C711S141000, C711S146000, C711SE12026, C711SE12027

Reexamination Certificate

active

07941610

ABSTRACT:
Coherency directory updating is provided in a multiprocessor computing system. A plurality of memory resources have a directory, and are operably connected to an interconnect fabric. A cell is operably connected to the interconnect fabric. The cell has a cache including an entry for each of a plurality of coherency units, each coherency unit included in a memory block representing a contiguous portion of the plurality of memory resources. A controller is operably connected to the interconnect fabric. The controller is configured to control a portion of the plurality of memory resources, and has a comparator configured to identify whether a memory block is local. If the memory block is local, the controller is configured to set a state of the directory to exclusive for a write transaction. If the memory block is not local, the controller is configured to set the state to invalid for a write transaction.

REFERENCES:
patent: 4463420 (1984-07-01), Fletcher
patent: 5655103 (1997-08-01), Cheng et al.
patent: 5737568 (1998-04-01), Hamaguchi et al.
patent: 6049851 (2000-04-01), Bryg et al.
patent: 6438659 (2002-08-01), Bauman et al.
patent: 6502168 (2002-12-01), Arimilli et al.
patent: 6857051 (2005-02-01), Sharma et al.
patent: 6868481 (2005-03-01), Gaither et al.
patent: 2006/0179242 (2006-08-01), Ghai et al.
patent: 697 27 856 (2005-02-01), None
patent: WO 2005/109206 (2005-11-01), None
Jim Handy, “The Cache Memory Book”, 1998, Academic Press, ICN, 2nd edition, pp. xi, 14-15 and 204-205.
HP Technology Brief, “HP server technology: a scalable coherency mechanism (SCM),” Jan. 2002.
DE Office Action, application No. 102007018033,2, dated Aug. 27, 2008, 4 pages.
DE Office Action, application No. 102007018033,2, dated Dec. 11, 2009, 4 pages.

Affiliated with

Also associated with

Rating

Coherency directory updating in a multiprocessor computing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Coherency directory updating in a multiprocessor computing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coherency directory updating in a multiprocessor computing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2663722