Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-12-06
2005-12-06
Moazzami, Nasser (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S137000
Reexamination Certificate
active
06973547
ABSTRACT:
A coherence prediction mechanism includes a history cache for storing a plurality of cache entries each storing coherence history information for a corresponding block of data. Entries in the history cache are used to index into a pattern memory containing coherence predictions.
REFERENCES:
patent: 5619676 (1997-04-01), Fukuda et al.
patent: 6629210 (2003-09-01), Arimilli et al.
patent: 6711651 (2004-03-01), Moreno et al.
patent: 6839648 (2005-01-01), Burlison
patent: 2002/0161976 (2002-10-01), Ito et al.
International search report application No. PCT/US02/36772 mailed Mar. 18, 2003.
“Using Prediction to Accelerate Coherence Protocols”, Mukherjee, et al,25thAnnual International Symposium on Computer Architecture,ISCA '98, Barcelona, Jun. 27, 1998, pp. 179-190.
“Memory Sharing Predictor: The Key to a Speculartive Coherent DSM”, Lai, et al,Computer Architecture News,Association for Computing Machinery, New York, vol. 27, No. 2, May 1999, pp. 172-183.
“Selective, Accurate, and Timely Self-Invalidation Using Last-Touch Prediction”, Lai, et al,Computer Architecture News,Association for Computing Machinery, New York, vol. 28, No. 2, May 2000, pp. 139-148.
“Alternative Implementations of Two-Level Adaptive Branch Prediction”, Yeh, et al,Annual ACM Workshop on Computational Learning Theory,Aug. 27, 1992, pp. 124-134.
Abdel-Shafi, et al, “An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors”, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture (HPCA '97), San Antonio, TX, Feb. 1997.
Cox, et al, “Adaptive Cache Coherency for Detecting Migratory Shared Data”, InProc. of the 20th Annual Int'l Symp. on Computer Architecture(ISCA '93), pp. 98-108, May 1993.
Grahn, et al, “Evaluation of a Competitive-Update Cache Coherence Protocol with Migratory Data Detection”Journal of Parallel and Distributed Computing,39(2): 168-180, Dec. 1996.
Hill, et al, “Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors”,IEEE Trans. on Computer Systems,11(4):300-318, Nov. 1993.
Kaxiras, “Identification and Optimization of Sharing Patterns for Scalable Shared-Memory Multiprocessors”, PhD Thesis, University of Wisconsin-Madison, 1998.
Kaxiras, et al, “Improving CC-NUMA Performance Using Instruction-Based Prediction”, In Procedures of HPCA-5, pp. 161-170, Jan. 1999.
Kaxiras, et al, “Coherence Communication Prediction in Shared-Memory Multiprocessors”,In Proc. of HPCA 5,pp. 156-157, Jan. 2000.
Koufaty, et al, “Data Forwarding in Scalable Shared-Memory Multiprocessors”,IEEE Trans. on Parallel and Distributed Systems,7(12): 1250-1264, Dec. 1996.
Laudon, et al, “The SGI Origin: A CCNUMA Highly Scalable Server”,In Proc. of ISCA-24,pp. 241-251, 1997.
Lebeck, et al, “Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared Memory Multiprocessors”,In Proc. of ISCA-22,pp. 48-59, Jun. 1995.
Lenoski, et al, “The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor”,In Proc. of ISCA-17,pp. 148-159, May 1990.
Magnusson, et al, “SimICS/sun4m: A virtual Workstation”,In Proc. of Usenix Annual Technical Conf.,Jun. 1998.
Skeppstedt, et al, “Simple Compiler Algorithms to Reduce Ownership Overhead in Cache Coherence Protocols”,In Proc. of ASPLOS-6,pp. 325-337, 1994.
Stenstrom, et al, “An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing”,In Proc. of ISCA-20,pp. 109-118, 1993.
Woo, et al, “The SPASH-2 Programs: Characterization and Methodological Considerations”,In Proc. of ISCA 22,pp. 24-36, Jun. 1995.
Landin Anders
Nilsson Jim
Stenström Per O.
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Moazzami Nasser
Sun Microsystems Inc.
LandOfFree
Coherence message prediction mechanism and multiprocessing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Coherence message prediction mechanism and multiprocessing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coherence message prediction mechanism and multiprocessing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3478890