Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1997-12-23
2000-06-27
Baker, Stephen M.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714758, 714761, 714765, H03M 1300, H03M 1312, H03M 1322
Patent
active
060819197
ABSTRACT:
A coding and decoding system which uses CRC check bits is disclosed. When a coding apparatus performs coding, symbol interleaving is performed after coding by an outer code of a concatenated code, and coding by an inner code is performed after CRC check bits are added. Then, upon decoding by a decoding apparatus, error detection using the CRC check bits is performed after decoding of the inner code. After symbol deinterleaving is performed, decoding of the outer code by erasure decoding or error correction is performed depending upon the number of symbols included in a frame in which an error has been detected.
REFERENCES:
patent: 4718066 (1988-01-01), Rogard
patent: 4785451 (1988-11-01), Sako et al.
patent: 5608740 (1997-03-01), Watanabe
Dohi Tomohiro
Fujiwara Atsushi
Sato Toshifumi
Baker Stephen M.
NEC Corporation
LandOfFree
Coding and decoding system using CRC check bit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Coding and decoding system using CRC check bit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coding and decoding system using CRC check bit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1793690