Static information storage and retrieval – Read/write circuit
Patent
1989-09-01
1991-04-23
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
365190, 365154, G11C 700
Patent
active
050105213
ABSTRACT:
A CMOS static memory includes a memory cell array having a plurality of memory cells two-dimensionally arranged in word and bit line directions, and peripheral circuits including n-type MOSFETs for performing a write/read operation for the memory cell. The memory cell includes a flip-flop circuit constituted by a pair of pull-down n-type MOSFETs and a pair of pull-up resistor elements, and a pair of transmission gate n-type MOSFETs. Each of a pair of pull-down n-type MOSFETs and the pair of transmission gate n-type MOSFETs have a gate oxide film having a thickness and gate length which are smaller than those of a gate oxide film of each n-type MOSFET in the peripheral circuits.
REFERENCES:
patent: 4507759 (1985-03-01), Yasui et al.
Kabushiki Kaisha Toshiba
Popek Joseph A.
LandOfFree
CMOS static memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS static memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS static memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1625937