CMOS static memory

Static information storage and retrieval – Systems using particular element – Flip-flop

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257903, 257369, 257351, H01L 2711

Patent

active

055218601

ABSTRACT:
Two intracell wiring serving as the gate electrodes of driver transistors and load transistors and arranged substantially parallel to each other between two word lines substantially parallel to each other so as to be perpendicular to the word lines are arranged as the first layer. Ground wiring and a power supply wiring are arranged as the second layer on the first layer through an insulating film. Each intracell wiring serves as the gate electrodes of one driver transistor and one load transistor and is connected to the drain regions of the other driver transistor and the other load transistor. The ground wiring are connected to the source regions of the driver transistors, and the power supply wiring is connected to the source regions of the load transistors.

REFERENCES:
patent: 5012443 (1991-04-01), Ema
patent: 5239196 (1993-08-01), Ikeda et al.
patent: 5396105 (1995-03-01), Nakayama

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS static memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS static memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS static memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-792403

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.