Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2000-05-30
2001-08-28
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S026000
Reexamination Certificate
active
06281702
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to terminators which are applicable to metal oxide semiconductor (MOS) integrated circuit technology and which are particularly useful for terminator networks.
This related application(s) and the present application are owned by one and the same assignee, International Business Machines Corporation of Armonk, N.Y.
The descriptions set forth in these co-pending applications are hereby incorporated into the present application by this reference.
Trademarks: S/390 and IBM are registered trademarks of International Business Machines Corporation, Armonk, N.Y., U.S.A. Other names may be registered trademarks or product names of International Business Machines Corporation or other companies.
BACKGROUND
For signal interfaces between devices terminators have been used, as described for instance in U.S. Pat. No. 4,748,426: entitled “Active termination circuit for computer interface use”, granted May 31, 1988 to Alexander Stewart for Rodime PLC, in an active termination circuit for a computer interface for reducing line reflection of logic signals. Such terminators have used a first and second resistor combination to permanently connect to a signal line that couples a plurality of peripheral devices to one another. The other ends of the first and second resistors are connected through a switching device to a positive voltage supply line and to logic ground, respectively. When termination of multiple devices was required, a plurality of resistor combinations were provided but on/off control of the switch in this example was achieved by one control that is located remote from the termination circuit systems. Integrated circuit interconnection structures have also used precision terminating resistors, as illustrated by U.S. Pat. No. 4,228,369, granted in October, 1980 to Anantha et al. for IBM.
As will be illustrated for chip interconnection, when resistor terminators are used in thin film semiconductor integrated circuits such as those used in metal oxide semiconductors (e.g. CMOS) today, they create hot spots which cannot be adequately cooled, so such resistor terminator circuits which create hot spots cannot be used in metal oxide semiconductor applications to provide terminators for chip to chip connections on chips using IBM's new sub-micron MOS (CMOS) technologies where because of the high currents used in these networks it is difficult or impossible to meet all the cooling and reliability requirements required for commercial performance. It has become necessary to invent a solution to interfacing devices which can be used in such environments on chips, and used for terminators in networks of chips and devices where there is a need to transmit digital data therebetween without overshoot and undershoot in signal transmission between the chips and devices or systems. These connections need to operate at a faster speed, accommodating data rate speeds ranging into hundreds of Mhz and Ghz.
The creation of a terminator which particularly may be fabricated for high speed metal oxide semiconductor on insulator (MOS-soi) applications with triple wells in integrated circuits is needed.
Also, a conventional CMOS receiver does not have good control on its threshold voltage to deal with small signals. It is therefore a need to set up a well balanced threshold voltage between the logic levels, and implement hysteresis in its receiver, so that maximum noise tolerance between logic levels can be achieved for this network and digital system.
SUMMARY OF THE INVENTION
The preferred embodiment of the invention provides a CMOS small signal terminated hysteresis receiver for a terminator network which allows setting up a well balanced threshold voltage between the logic levels of a terminator for a network, and to implement hysteresis in the network receiver, so that maximum noise tolerance between logic levels can be achieved for this network and digital system. The hysteresis receiver can receive small signals properly. The receiver has enlarged noise tolerance between upper and lower logic levels.
The terminator network is adapted for MOS that can match the characteristic impedance of the line.
The present invention also provides a terminator network which is fast and suitable for small signal swings and may also in a mixed technologies communication.
The combined terminator and receiver network has low current flow and low power consumption.
Still another objective of the present invention to provide a terminator network that provides ESD protection at the input of an attached circuit.
Other objects and advantages of the invention will be apparent from the specification.
These and other improvements are set forth in the following detailed description. For a better understanding of the invention with advantages and features, refer to the description and to the drawings.
REFERENCES:
patent: 4228369 (1980-10-01), Anantha et al.
patent: 4525830 (1985-07-01), Cohen et al.
patent: 4748426 (1988-05-01), Stewart
patent: 4989202 (1991-01-01), Soto et al.
patent: 5204860 (1993-04-01), Sparks
patent: 5387131 (1995-02-01), Foreman et al.
patent: 5493657 (1996-02-01), Van Brunt et al.
patent: 5523704 (1996-06-01), Lingkon So
patent: 5675580 (1997-10-01), Lyon et al.
patent: 5729824 (1998-03-01), O'Neill et al.
patent: 5781028 (1998-07-01), Decuir
patent: 5850387 (1998-12-01), Lyon et al.
patent: 5917827 (1999-06-01), Cantwell
patent: 5977797 (1999-11-01), Gasparik
patent: 404020120A (1992-01-01), None
Augspurger Lynn L.
Cho James H.
International Business Machines - Corporation
Tokar Michael
LandOfFree
CMOS small signal terminated hysteresis receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS small signal terminated hysteresis receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS small signal terminated hysteresis receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2493567