CMOS Sense amplifier

Details CMOS Sense amplifier CMOS Sense amplifier

1983-05-11

1984-10-23

Anagnos, Larry N.

Static information storage and retrieval

Read/write circuit

For complementary information

307530, 365205, G11C 706, H03K 524

Patent

active

044792026

ABSTRACT:
A memory circuit comprises a plurality of memory cells and a plurality of sense circuits each including first and second input MOS transistors and first and second load MOS transistors of a first channel type and a load circuit connected to the sense circuit and including first to fourth load MOS transistors of a second channel type. The first and second input MOS transistors have their sources connected to each other and their gates connected to receive a differential input signal therebetween from said memory circuits of the first and second switching transistors which have their sources connected respectively to the drains of said first and second input transistors and their gates connected to a column selection signal. The first and second load MOS transistors have their drains connected in common to the drain of the first switching MOS transistors and their sources connected to each other. The third and fourth load MOS transistors have their drains connected in common to the drain of the second switching MOS transistors and their sources connected to each other. The gates of the first and fourth load MOS transistors are coupled respectively to the drains of the first and second switching MOS transistors, and the gates of the second and third load MOS transistors are cross-coupled to the drains of the second and first switching MOS transistors, respectively.

REFERENCES:
patent: 3509379 (1970-04-01), Rapp
patent: 3916430 (1975-10-01), Heuner et al.
patent: 3947778 (1976-03-01), Hsiao et al.
patent: 4004158 (1977-01-01), Morgan
patent: 4048575 (1977-09-01), Musa
patent: 4103345 (1978-07-01), Suzuki et al.
patent: 4136292 (1979-01-01), Suzuki et al.
patent: 4162540 (1979-07-01), Ando
patent: 4169233 (1979-09-01), Haraszti
patent: 4336465 (1982-06-01), Nakano et al.
G. F. Landsburg, A Two-Chip CMOS CODEC, 1978 IEEE International Solid-State Circuits Conference, p. 180.
RCA, COS/MOS Integrated Circuits Manual, 26, 2d Ed. (1972).
F. H. Musa, A CMOS Monolithic 31/2-Digit A/D Converter, 1976 IEEE International Solid-State Circuits Conference, p. 144.
M. R. Guidry, A Sense Amplifier for a Low Clock Capacitance 16K CCD Memory, 1976 IEEE International Solid-State Circuit Conference, p. 190.
K. Ochii, C.sup.2 MOS 4K Static RAM, 1977 IEEE International Solid-State Circuits Conference, p. 18.
Schlageter, "Two 4K Static 5-V RAMS", IEEE-JSSC, vol. SC-11, No. 5, pp. 602-608, 10/1976.
Minato et al., "A High-Speed Low-Power HI-CMOS 4K Static RAM", IEEE-Trans. on Electron Devices, vol. ED-26, No. 6, pp. 882-885, 6/79.

Affiliated with

Also associated with

Rating

CMOS Sense amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS Sense amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS Sense amplifier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1602290