CMOS Schmitt trigger circuit for TTL logic levels

Details CMOS Schmitt trigger circuit for TTL logic levels CMOS Schmitt trigger circuit for TTL logic levels

1983-10-27

1986-01-07

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307279, 307297, 307359, 307475, H03K 3295

Patent

active

045635951

ABSTRACT:
A CMOS Schmitt trigger circuit responsive to TTL logic levels is disclosed. A supply regulator circuit renders the circuit independent of temperature, supply voltage and device parameters.

REFERENCES:
patent: 3873856 (1975-03-01), Gerlach et al.
patent: 4281260 (1981-07-01), Moegen et al.
patent: 4295062 (1981-10-01), Mihalich et al.
patent: 4459494 (1984-07-01), Takakura
patent: 4464587 (1984-08-01), Suzuki et al.
patent: 4472647 (1984-09-01), Allgood et al.
patent: 4475048 (1984-10-01), Miyake et al.
Chang et al., "Integrated Delay Circuit/Noise Rejection Circuit", IBM Tech. Disc. Bull., vol. 16, No. 1, Jun. 1973, pp. 317-318.

Affiliated with

Also associated with

Rating

CMOS Schmitt trigger circuit for TTL logic levels does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS Schmitt trigger circuit for TTL logic levels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS Schmitt trigger circuit for TTL logic levels will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-112844