CMOS logic circuit with reduced circuit area

Details CMOS logic circuit with reduced circuit area CMOS logic circuit with reduced circuit area

1997-09-10

2000-01-04

Tokar, Michael

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

326121, 326 31, H03K 19094, H03K 1716

Patent

active

060114118

ABSTRACT:
A logic circuit that requires less circuit area is described. The circuit includes a plurality of MOS transistors. The MOS transistors operate to produce an output signal having either the level of one input signal of a plurality of input signals or the potential of a power supply in response to an another at least one of the input signals.

REFERENCES:
patent: 4541067 (1985-09-01), Whitaker
patent: 4559609 (1985-12-01), Robinson, Jr. et al.
patent: 4710649 (1987-12-01), Lewis

Affiliated with

Also associated with

Rating

CMOS logic circuit with reduced circuit area does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS logic circuit with reduced circuit area, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS logic circuit with reduced circuit area will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1075463