CMOS interface for coupling a low voltage integrated circuit wit

Details CMOS interface for coupling a low voltage integrated circuit wit CMOS interface for coupling a low voltage integrated circuit wit

1996-11-14

1998-10-06

Santamauro, Jon

Electronic digital logic circuitry

Interface

Supply voltage level shifting

326 17, 326 86, H03K 190185, H03K 19017

Patent

active

058182578

ABSTRACT:
An interface circuit for coupling the output of an integrated circuit designed for a relatively low supply voltage to a circuit designed to operate at a higher supply voltage employs a cascoded architecture and makes use of two purposely derived reference voltages. The circuit comprises a level rising stage, an output buffer stage (off chip driver stage), an overdrive stage for the pull-up device of the output buffer and a drain follower stage, the pull-up element of which is driven by a second output node of the level rising stage and the pull-down element of which is driven by the inverted input data stream.

REFERENCES:
patent: 5179297 (1993-01-01), Hsueh et al.
patent: 5300832 (1994-04-01), Rogers
patent: 5381059 (1995-01-01), Douglas
patent: 5381062 (1995-01-01), Morris
patent: 5440249 (1995-08-01), Schucker et al.
patent: 5495184 (1996-02-01), Des Rosiers et al.
patent: 5559464 (1996-09-01), Orii et al.

Affiliated with

Also associated with

Rating

CMOS interface for coupling a low voltage integrated circuit wit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS interface for coupling a low voltage integrated circuit wit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS interface for coupling a low voltage integrated circuit wit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-82383