CMOS Input and output protection circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 13, 357 42, 357 43, 357 44, H01L 2704

Patent

active

044764766

ABSTRACT:
A CMOS gate protection diode clamping the input terminal to substrate potential is prevented from injecting carriers into the substrate and causing SCR latchup by forming the diode as a well to substrate junction, surrounded by another, reverse-biased, well, to both reduce injection and collect parasitic injected carriers before they can diffuse to cause latchup.

REFERENCES:
patent: 3934159 (1976-01-01), Nomiya et al.
patent: 3967295 (1976-06-01), Stewart
patent: 4143391 (1979-03-01), Suzuki

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS Input and output protection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS Input and output protection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS Input and output protection circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1603858

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.