Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent
1995-08-24
1996-08-13
Hudspeth, David R.
Electronic digital logic circuitry
Interface
Supply voltage level shifting
326 21, H03R 190185
Patent
active
055460194
ABSTRACT:
As VLSI chip design migrates from 5 volt designs to lower voltage designs, such as 3.3 volts, interfacing components with different power supplies is an unavoidable issue. This invention provides simple and inexpensive circuits which provide full rail to rail output voltage swing and prevent the PN junctions in the isolation wells of metal oxide semiconductor field effect transistors from becoming forward biased. This prevents excessive leakage currents and component damage which can occur when PN junctions in the isolation wells of PMOS field effect transistors become forward biased.
REFERENCES:
patent: 4565932 (1986-01-01), Kuo et al.
patent: 4782250 (1988-11-01), Adams et al.
patent: 4963766 (1990-10-01), Lundberg
patent: 5300835 (1994-04-01), Assar et al.
patent: 5381059 (1995-01-01), Douglas
patent: 5381062 (1995-01-01), Morris
patent: 5396128 (1995-03-01), Dunning et al.
patent: 5444397 (1995-08-01), Wong et al.
patent: 5450025 (1995-09-01), Shay
patent: 5451889 (1995-09-01), Heim et al.
patent: 5488326 (1996-01-01), Shiraishi et al.
patent: 5495185 (1996-02-01), Goto
Hudspeth David R.
Prescott Larry J.
Saile George O.
Taiwan Semiconductor Manufacture Company
LandOfFree
CMOS I/O circuit with 3.3 volt output and tolerance of 5 volt in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS I/O circuit with 3.3 volt output and tolerance of 5 volt in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS I/O circuit with 3.3 volt output and tolerance of 5 volt in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1051041