CMOS high speed level shifting differential receiver

Details CMOS high speed level shifting differential receiver CMOS high speed level shifting differential receiver

2006-05-30

2006-05-30

Chang, Daniel D. (Department: 2819)

Electronic digital logic circuitry

Interface

Supply voltage level shifting

C326S068000, C327S333000

Reexamination Certificate

active

07053659

ABSTRACT:
Rapid switching is provided by a circuit that controls the current passing through a chain of CMOS devices arranged in a series circuit. A node output terminal to the circuit is provided intermediate the chain to control the partially conductive state of two other CMOS devices. Voltages at the output terminal sets one or the other of the two CMOS devices in the current conducting state. That state is a partially conducting state of the CMOS device so that small changes flowing in the current path allows a quick transfer of the operating state to the other device. With this arrangement, discharging of large capacitances is avoided by using the small current changes to rapidly switch between the partially conducting CMOS devices.

REFERENCES:
patent: 5406142 (1995-04-01), Nakama et al.
patent: 6046610 (2000-04-01), Livolsi
patent: 6667648 (2003-12-01), Stout et al.
patent: 6774698 (2004-08-01), Bhattacharya et al.

Affiliated with

Also associated with

Rating

CMOS high speed level shifting differential receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS high speed level shifting differential receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS high speed level shifting differential receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3632066