CMOS ESD protection structure

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257357, 257536, H01L 2702

Patent

active

054401631

ABSTRACT:
A semiconductor integrated circuit device including a CMOS inverter which can be prevented to be destroyed due to electrostatic charges. First and second contact layers are formed just above the source and drain regions of an n-channel MOS transistor, respectively, between a first interlayer insulator film having first contact holes and a second interlayer insulator film having second contact holes. The first and second contact layers are made of material higher in electric resistance than metal, for example metal silicides. The source and drain regions of the n-channel MOS transistor are respectively contacted through the first contact holes with the first and second contact layers which are respectively contacted through the second contact holes with a metal ground wiring layer and a metal output wiring layer. The first and second interlayer insulator films have third contact holes penetrating both interlayer insulator films. The source and drain regions of a p-channel MOS transistor are electrically connected through third contact holes to a metal power source wiring layer and the metal output wiring layer, respectively.

REFERENCES:
patent: 4931845 (1990-06-01), Ema
patent: 5060037 (1991-10-01), Rountree
patent: 5241206 (1993-08-01), Lee et al.
Kueing-Long Chen, "Effects of Interconnect Process and Snapback Voltage on the ESD Failure Threshold of NMOS Transistors", Dec. 1988 EOS/ESD Symposium Proceedings, Texas Instruments Incorporated, Dallas, Tex., pp. 212-219.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS ESD protection structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS ESD protection structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS ESD protection structure will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-973363

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.