Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing
Patent
1990-09-04
1992-07-21
Gossage, Glenn
Static information storage and retrieval
Read/write circuit
Flip-flop used for sensing
365181, 365190, 365233, 307530, G11C 11409
Patent
active
051329301
ABSTRACT:
In a metal-oxide semiconductor (MOS) dynamic formed on a semiconductor substrate, data nodes of a first flip-flop are connected to a first pair of folded bit lines. Its power supply node is connected through a switch to a first power supply (Vss). Data nodes of a second flip-flop are connected to a second pair of folded bit lines. Its power supply node is connected through a switch to the first power supply (Vss). A power supply node of a third flip-flop is connected through a switch to a second power supply (Vcc). Data nodes of the third flip-flop are coupled through a first pair of transfer gates to the first pair of the folded bit lines, and through a second pair of transfer gates to the second pair of the folded bit lines. Coupling the first to the third flip-flops forms a first sense amplifier and coupling the second to the third flip-flops forms a second sense amplifier.
REFERENCES:
patent: 4085457 (1978-04-01), Itoh
patent: 4274147 (1981-06-01), Padgett et al.
patent: 4584672 (1986-04-01), Schutz et al.
patent: 4648074 (1987-03-01), Pollachek
patent: 4730280 (1988-03-01), Aoyama
patent: 4739500 (1988-04-01), Miyamoto et al.
patent: 4792927 (1988-12-01), Miyamoto et al.
Denshi Zairya (Electronics Materials), Jan. 1986, pp. 41-42.
IEEE, International Solid State Circuits Conference, Digest of Tech. Papers, ISSCC 84, Session XVIII: 256K/1Mb DRAMS-II; FAM 18.6: pp. 282-283.
"An Experimental 1Mb DRAM with On-Chip Voltage Limiter", Feb. 1984.
Arimoto Kazutami
Furutani Kiyohiro
Mashiko Koichiro
Matsuda Yoshio
Matsumoto Noriaki
Gossage Glenn
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
CMOS dynamic memory device having multiple flip-flop circuits se does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS dynamic memory device having multiple flip-flop circuits se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS dynamic memory device having multiple flip-flop circuits se will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-849985