CMOS circuit for maintaining a constant slew rate

Details CMOS circuit for maintaining a constant slew rate CMOS circuit for maintaining a constant slew rate

2000-03-02

2002-12-31

Le, Don Phu (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Output switching noise reduction

C326S083000, C326S086000

Reexamination Certificate

active

06501292

ABSTRACT:

TECHNICAL FIELD
This invention relates to CMOS circuits, and more particularly to techniques for maintaining a constant slew rate within a CMOS circuit.
BACKGROUND
Complementary metal oxide semiconductor (CMOS) circuits are subject to a slew rate that typically varies with environmental conditions and/or process parameters. A slew rate that varies over a large range is typically undesirable for many applications such as an Ethernet line driver. Therefore, CMOS circuits are typically modified to maintain a substantially constant slew rate.
Many techniques have been employed to maintain a substantially constant slew rate. A few of these techniques include trimming the circuit with fuses, the use of an oversampled waveform synthesizer, or using a replica bias circuit that is slaved to a phase locked loop. However, each of the previous techniques has disadvantages including, but not limited to, increasing the complexity of the circuit and having a corresponding increase in manufacturing cost.
Each transistor that is fabricated on the same integrated circuit chip typically has similar switching characteristics and behavior. This results from all of the devices on the same chip being fabricated at the same time with the same process parameters. As such, the circuits operate in a matched manner over wide variations in power supply voltage, process parameters (threshold voltage, channel length, etc.), and temperature. This consistent behavior allows the circuit of the present invention to control the relative current flow as will be described below.


REFERENCES:
patent: 4922131 (1990-05-01), Anderson et al.
patent: 5140191 (1992-08-01), Nogle et al.
patent: 6087847 (2000-07-01), Mooney et al.
patent: 6111445 (2000-08-01), Zerbe et al.
patent: 6278306 (2001-08-01), Ang et al.
patent: 6288563 (2001-09-01), Muljono et al.

Affiliated with

Also associated with

Rating

CMOS circuit for maintaining a constant slew rate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS circuit for maintaining a constant slew rate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS circuit for maintaining a constant slew rate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2996527