CMOS circuit for implementing Boolean functions

Details CMOS circuit for implementing Boolean functions CMOS circuit for implementing Boolean functions

1993-11-15

1995-10-03

Westin, Edward P.

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

327208, 326119, H03K 1920

Patent

active

054555280

ABSTRACT:
A first transistor is connected to a second transistor so that the first and second transistors may be initially biased in a non-conducting state when a first node is at a first voltage potential and a second node is at a second voltage potential. A potential altering circuit selectively alters the voltage potential at the first and second nodes, causes the first and second transistors to be in a conducting state for accelerating a voltage transistion at the first and second nodes toward final values, and maintains the first and second nodes at their final voltage potentials for implementing a desired Boolean function. The biasing circuit is connected to facilitate turning off the first and second transistors when the circuit is being reset for subsequent Boolean evaluations. More specifically, the biasing circuit inhibits current flow through the first and second transistors during a precharge operation to prevent excessive power consumption. The circuit according to the present invention may be employed in a number of logic applications such as simple OR/NOR or AND/NAND circuits, generalized parallel/serial logic networks, comparators, etc.. When employed in a chain, such as in a generalized parallel/serial logic network, NMOS circuit elements may be employed together with gate coupling circuitry to ensure high speed operation with minimum size.

REFERENCES:
patent: 4112296 (1978-09-01), Heimbigner
patent: 4654547 (1987-03-01), Shaver
patent: 4780626 (1988-10-01), Guerin
patent: 4883989 (1989-11-01), Mizukami
patent: 4899066 (1990-02-01), Aikawa
patent: 5153451 (1992-10-01), Yamamura

Affiliated with

Also associated with

Rating

CMOS circuit for implementing Boolean functions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS circuit for implementing Boolean functions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS circuit for implementing Boolean functions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1079711