CMOS circuit arrangement

Details CMOS circuit arrangement CMOS circuit arrangement

2004-09-17

2008-03-11

Chang, Daniel (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

C326S121000

Reexamination Certificate

active

07342421

ABSTRACT:
In an embodiment of the invention, a CMOS circuit arrangement is provided. The CMOS circuit arrangement includes a PMOS logic circuit providing a logic function, having PMOS field effect transistors, wherein a first operating potential is fed to an input of a PMOS logic circuit, an NMOS logic circuit providing the logic function, having NMOS field effect transistors, a first clock transistor, the first source/drain terminal of which is coupled to an input of the NMOS logic circuit, wherein a clock signal is applied to the gate terminal of the first clock transistor, and wherein a second operating potential is fed to the second source/drain terminal. An output of the PMOS logic circuit and an output of the NMOS logic circuit are coupled to one another. Furthermore, an inverter circuit is coupled to the output of the PMOS logic circuit and to the output of the NMOS logic circuit. At least a portion of the NMOS field effect transistors of the NMOS logic circuit have a first threshold voltage and at least a portion of the PMOS field effect transistors of the PMOS logic circuit have a third threshold voltage. The first clock transistor has a second threshold voltage. The first threshold voltage is lower than the second threshold voltage.

REFERENCES:
patent: 5247212 (1993-09-01), Vinal
patent: 5612638 (1997-03-01), Lev
patent: 6329874 (2001-12-01), Ye et al.
patent: 6590425 (2003-07-01), Murabayashi et al.
patent: 2002/0009013 (2002-01-01), Lee
patent: 2003/0052371 (2003-03-01), Matsuzaki et al.
Shih-Fen Huang et al., “High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications”, Technical Digest. International Electron Devices Meeting, 2001, Seiten 11.1.1 bis 11.1.4, 0-7803-7052-X/01/$10.00 (C) 2001 IEEE.
Shih-Fen Huang et al., “Scalability and Biasing Strategy for CMOS with Active Well Bias”, 2001 Symposium on VLSI Technology Digest of Technical Papers, 4-89114-013-5/00/$10.00 (C) 2001 IEEE.
F. Murabayashi et al., “2.5 V CMOS Circuit Techniques for a 200 MHz Superscaler RISC Processor”, IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, 0018-9200/96$05.00 © 1996 IEEE.
A. Solomatnikov et al., “Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family”, To appear in 26thEuropean Solid-State Circuits Conference (ESSCIRC), Sep. 19-21, 2000.
D. Harris et al., “Skew-Tolerant Domino Circuits”, IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, 0018-9200/97$10.00 © 1997 IEEE.
T. Inukai et al., “Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration”, Proceedings of the Custom Integrated Circuits Conference, Seiten 409-412, 2000.
V. Gerousis, “Design and Modeling Challenges for 90 NM and 50 NM”, Invited Paper, IEEE 2003 Custom Integrated Circuits Conference, pp. 353-360, 0-7803-7842-3/03/$17.00 © 2003 IEEE.

Affiliated with

Also associated with

Rating

CMOS circuit arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS circuit arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS circuit arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3975184