Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Patent
1995-06-05
1997-04-08
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
326 27, 326 83, H03K 1716, H03K 190948
Patent
active
056191472
ABSTRACT:
A method and apparatus for a circuit physically realizing a CMOS buffer with a controlled slew rate at the output and using no additional standby power to achieve the slew rate control is described. A feedback path from the output is coupled to transistors comprising a differential pair, the transistors are further coupled to a capacitance. The discharge rate of the capacitance and the size choices of the transistors in the circuit are used with the feedback path to control the high-to-low and low-to high transition rate of the output. The circuit of the invention allows a system designer to construct a buffer for driving a bus with excellent on chip and bus signal noise characteristics using standard digital CMOS technology and having excellent standby and active power characteristics. An open drain buffer and a push-pull buffer are described. An integrated circuit implementing application logic coupled to input/output and output buffers embodying this circuit is disclosed. Other embodiments are also disclosed.
REFERENCES:
patent: 4614882 (1986-09-01), Parker
patent: 4622482 (1986-11-01), Ganger
patent: 4857863 (1989-08-01), Ganger et al.
patent: 4959561 (1990-09-01), McDermott
patent: 5015880 (1991-05-01), Drake et al.
patent: 5028818 (1991-07-01), Go Ang et al.
patent: 5057711 (1991-10-01), Lee
patent: 5059823 (1991-10-01), Ahsanullah
patent: 5121000 (1992-06-01), Naghshineh
patent: 5122690 (1992-06-01), Bianchi
patent: 5138194 (1992-08-01), Yoelli
patent: 5153457 (1992-10-01), Martin
patent: 5233238 (1993-08-01), Mattos
Brady III W. James
Donaldson Richard L.
Driscoll Benjamin D.
Texas Instruments Incorporated
Westin Edward P.
LandOfFree
CMOS buffer with controlled slew rate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS buffer with controlled slew rate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS buffer with controlled slew rate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2399779