CMOS analog semiconductor apparatus and fabrication method there

Details CMOS analog semiconductor apparatus and fabrication method there CMOS analog semiconductor apparatus and fabrication method there

1997-12-31

2000-12-26

Jackson, Jr., Jerome

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257752, 257755, 257756, H01L 2992, H01L 2945

Patent

active

061664162

ABSTRACT:
A CMOS analog semiconductor apparatus and a fabrication method thereof are provided that are capable of selectively oxidizing a polysilicon to form a single layer having a conductive region and an insulation region of a semiconductor apparatus. The apparatus and method improve at least a step coverage problem of a semiconductor apparatus by using a simpler process. Further, the apparatus and method reduce a defective wiring and cracks to increase yield and reliability of the product. The apparatus can include a capacitor having a lower electrode formed on the field insulation layer of the semiconductor substrate, a first insulation layer formed on the field insulation layer including the lower electrode so as to expose a contact region for connecting with the lower electrode. An upper electrode is formed on an upper surface of the first insulation layer over the lower electrode except for the contact region. A resistance device is formed on the upper electrode. A lower electrode connection layer forms a contact portion with the lower electrode. A second insulation layer further defines the contact portion and insulates the upper electrode and the lower electrode connection layer. Finally, a patterned metallic layer contacts the lower electrode connection layer.

REFERENCES:
patent: 5072275 (1991-12-01), Vora
patent: 5393691 (1995-02-01), Hsu et al.
patent: 5395782 (1995-03-01), Ohkoda et al.
patent: 5424572 (1995-06-01), Solheim
patent: 5475240 (1995-12-01), Sakamoto
patent: 5506158 (1996-04-01), Eklund
patent: 5536673 (1996-07-01), Hong et al.
patent: 5879997 (1999-03-01), Lee
patent: 5981331 (1999-11-01), Tsunemine

Affiliated with

Also associated with

Rating

CMOS analog semiconductor apparatus and fabrication method there does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS analog semiconductor apparatus and fabrication method there, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS analog semiconductor apparatus and fabrication method there will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-997885