Clustering stream and/or instruction queues for...

Details Clustering stream and/or instruction queues for... Clustering stream and/or instruction queues for...

2006-04-25

2006-04-25

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction issuing

Simultaneous issuance of multiple instructions

Reexamination Certificate

active

07035998

ABSTRACT:
A pipelined multistreaming processor has an instruction source, a first cluster of a plurality of streams fetching instructions from the instruction source, a second cluster of a plurality of streams fetching instructions from the instruction source, dedicated instruction queues for individual streams in each cluster, a first dedicated dispatch stage in the first cluster for dispatching instructions to execution units, and a second dedicated dispatch stage in the second cluster for selecting and dispatching instructions to execution units. The processor is characterized in that the clusters operate independently, with the dedicated dispatch stage taking instructions only from the instruction queues in the individual clusters to which the dispatch stages are dedicated. In preferred embodiments there are dedicated fetch and dispatch stages for streams in the clusters, and dedicated execution units to which instructions may be dispatched.

REFERENCES:
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 4916652 (1990-04-01), Schwarz et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5430851 (1995-07-01), Hirata et al.
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5604909 (1997-02-01), Joshi et al.
patent: 5699537 (1997-12-01), Sharangpani et al.
patent: 5724565 (1998-03-01), Dubey et al.
patent: 5742782 (1998-04-01), Ito et al.
patent: 5745725 (1998-04-01), Simpson
patent: 5745778 (1998-04-01), Alfieri
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5913049 (1999-06-01), Shiell et al.
patent: 5933627 (1999-08-01), Parady
patent: 6092175 (2000-07-01), Levy et al.
patent: 6105053 (2000-08-01), Kimmel et al.
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6141746 (2000-10-01), Kawano et al.
patent: 6219780 (2001-04-01), Lipasti
patent: 6343348 (2002-01-01), Tremblay et al.
patent: 6378063 (2002-04-01), Corwin et al.
patent: 6470443 (2002-10-01), Emer et al.
patent: 6542991 (2003-04-01), Joy et al.
patent: 6622240 (2003-09-01), Olson et al.
patent: 6691221 (2004-02-01), Joshi et al.
Diefendorff, Keith, Power4 Focuses on Memory Bandwidth, Microprocessor Report, http://www.mdronline.com/mpr/h/19991006/131302.html, Oct. 6, 1999.
Diefendorff, Keith, Digital 21264 Sets New Standard, Microprocessor Report, http://www.mdronline.com/mpr/h/19961028/101402.html, Oct. 28, 1996.
The PowerPC Architecture: A Specification for a New Family of RISC Processors, Second Edition, Morgan Kaufmann, San Francisco, pp. 70-92 (May 1994).
MC68020 32-Bit Microprocessor User's Manual, Third Edition, Prentice Hall, New Jersey, pp. 3-125, 3-126, and 3-127 (1989).
Potel, M.J., “Real-Time Playback in Animation Systems,” Proceedings of the 4thAnnual Conference on Computer Graphics and Interactive Techniques, San Jose, CA, pp. 72-77 (1977).
ARM Architecture Reference Manual, Prentice Hall, pp. 3-41, 3-42, 3-43, 3-67, 3-68 (1996).
ESA/390 Principles of Operation, IBM Library Server, Table of Contents and Para, 7.5.31 and 7.5.70 (1993) (available at: http://publibz.boulder.ibm.com/cgi-bin/bookmgr—OS390/BOOK/DZ9AR001/CCONTENTS).
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc., pp. 10-66, 10-67, and 10-71 (1991).
Diefendorff, Keith et al., “Organization of the Motorola 88110 Superscalar RISC Microprocessor,” IEEE Micro, vol, 12, No. 2, pp. 40-63 (1992).
Kane, Gerry, PA-RISC 2.0 Architecture, Prentice Hall, New Jersey, pp. 7-106 and 7-107 (1996).
Diefendorff, Keith et al., “AltiVec Extension to PowerPC Accelerates Media Processing,” IEEE Micro, vol. 20, No. 2, pp. 85-95 (Mar.-Apr. 2000).
Diefendorff, Keith, “WinChip 4 Thumbs Nose at ILP,” Microprocessor Report, vol. 12, No. 16, 10 pages (Dec. 7, 1998).
Slater, Michael, “Rise Joins x86 Fray with mP6,” Microprocessor Report, vol. 12, No. 15, 10 pages (Nov. 16, 1998).
Diefendorff, Keith, “Jalapeno Powers Cyrix's M3,” Microprocessor Report, vol. 12, No. 15, 11 pages (Nov. 16, 1998).
Becker, Michael C. et al., “The PowerPC 601 Microprocessor,” IEEE Micro, vol. 13, No. 5, pp. 54-68 (Oct. 1993).
Diefendorff, Keith, “Compaq Chooses SMT for Alpha,”Microprocessor Report, vol. 13, No. 16, 13 pages (Dec. 6, 1999).
Eggers, Susan J. et al., “Simultaneous Multithreading: A Platform for Next-Generation Processors,” IEEE Micro, vol. 17, No. 5, pp. 12-19 (Sep./Oct. 1997).
Gwennap, Linley, “Digital 21264 Sets New Standard,” Microprocessor Report, vol. 10, No. 14, 11 pages (Oct. 28, 1999).
Diefendorff, Keith, “Power4 Focuses on Memory Bandwith,” Microprocessor Report, vol. 13, No. 13, 13 pages (Oct. 6, 1999).
Diefendorff, Keith, “K7 Challenges Intel,” Microprocessor Report, vol. 12, No. 14, 7 pages (Oct. 26, 1998).

Affiliated with

Also associated with

Rating

Clustering stream and/or instruction queues for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clustering stream and/or instruction queues for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clustering stream and/or instruction queues for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3620204