Clustering circuit paths in electronic circuit design

Details Clustering circuit paths in electronic circuit design Clustering circuit paths in electronic circuit design

2008-01-04

2010-06-29

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07747973

ABSTRACT:
Techniques are disclosed for clustering circuit paths in an electronic design automation process for use in improving the timing characteristics of the overall circuit design. Circuit paths included in the cluster may be subjected to placing and routing as a group to relocate instances of circuit components included in the clustered circuit paths to thereby improve the overall circuit design timing.

REFERENCES:
patent: 6086628 (2000-07-01), Dave et al.
patent: 6112023 (2000-08-01), Dave et al.
patent: 6209119 (2001-03-01), Fukui
patent: 6230303 (2001-05-01), Dave
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6487697 (2002-11-01), Lu et al.
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6763506 (2004-07-01), Betz et al.
patent: 6854096 (2005-02-01), Eaton et al.
patent: 6912702 (2005-06-01), Iyer et al.
patent: 7000211 (2006-02-01), Arnold
patent: 7203919 (2007-04-01), Suaris et al.
patent: 7392494 (2008-06-01), Lin et al.
patent: 2002/0023252 (2002-02-01), Lee et al.
patent: 2004/0250226 (2004-12-01), Lin et al.

Affiliated with

Also associated with

Rating

Clustering circuit paths in electronic circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clustering circuit paths in electronic circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clustering circuit paths in electronic circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4183119