Data processing: structural design – modeling – simulation – and em – Emulation
Reexamination Certificate
1999-08-12
2003-09-09
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Emulation
C703S020000, C703S025000, C712S011000, C712S020000, C712S023000
Reexamination Certificate
active
06618698
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to processor-based emulation engines.
TRADEMARKS
IBM is a registered trademark of International Business Machines Corporation, Armonk, N.Y.
BACKGROUND
Hardware emulators are programmable devices used in the verification of logic designs. A common method of logic design verification is to use processors to emulate the design. These processor-based emulators sequentially evaluate combinatorial logic levels, starting at the inputs and proceeding to the outputs. Each pass through the entire set of logic levels is called a Target Cycle; the evaluation of each individual logic level is called an Emulation Step.
Speed is a major selling factor in the emulator market, and is a well known problem. The purpose of this invention is to significantly improve our emulator's speed.
Our invention is an improvement over that disclosed in U.S. Pat. No. 5,551,013, “Multiprocessor for Hardware Emulation,” issued to Beausoleil, et al., where a software-driven multiprocessor emulation system with a plurality of emulation processors connected in parallel in a module has one or more modules of processors to make up an emulation system. Our current processor-based emulator consists of a large number of interconnected processors, each with an individual control store, as described in detail in the U.S. Pat. No. 5,551,013. It would be desirable to improve the speed of this emulator.
While not suitable for our purposes, but for completeness, we note that FPGA-based emulation systems exist that achieve high speeds for small models. However, FPGA-based emulators are inherently I/O bound, and therefore perform poorly with large models. In general, the problem of high-speed emulation of large models had not been solved.
SUMMARY OF THE INVENTION
We have increased the processor-based emulation speed by increasing the amount of work done during each emulation step. In the original emulator, an emulation step consisted of a setup phase, an evaluation phase, and a storage phase. With this invention, clusters of processors are interconnected such that the evaluation phases can be cascaded. All processors in a cluster perform the setup in parallel. This setup includes routing of the data through multiple evaluation units for the evaluation phase. (For most efficient operation, the input stack and data stack of each processor must be stored in shared memory within each cluster.) Then, all processors perform the storage phase, again in parallel. The net result is multiple cascaded evaluations performed in a single emulation step. A key feature of the invention is that every processor in a cluster can access the input and data stacks of every other processor in the cluster.
REFERENCES:
patent: 3775598 (1973-11-01), Chao et al.
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4594677 (1986-06-01), Barlow
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4754398 (1988-06-01), Pribnow
patent: 4769817 (1988-09-01), Krohn et al.
patent: 4775950 (1988-10-01), Terada et al.
patent: 4782440 (1988-11-01), Nomizu et al.
patent: 4819150 (1989-04-01), Jennings et al.
patent: 4862347 (1989-08-01), Rudy
patent: 4914612 (1990-04-01), Beece et al.
patent: 4918594 (1990-04-01), Onizuka
patent: 5132971 (1992-07-01), Oguma et al.
patent: 5146460 (1992-09-01), Ackerman et al.
patent: 5179672 (1993-01-01), Genduso et al.
patent: 5210700 (1993-05-01), Tom
patent: 5263149 (1993-11-01), Winlow
patent: 5299313 (1994-03-01), Petersen et al.
patent: 5313618 (1994-05-01), Pawloski
patent: 5327361 (1994-07-01), Long et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5339262 (1994-08-01), Rostoker et al.
patent: 5375074 (1994-12-01), Greenberg et al.
patent: 5410300 (1995-04-01), Gould et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5442772 (1995-08-01), Childs et al.
patent: 5448496 (1995-09-01), Butts et al.
patent: 5452231 (1995-09-01), Butts et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5475624 (1995-12-01), West
patent: 5477475 (1995-12-01), Sample et al.
patent: 5490266 (1996-02-01), Sturges
patent: 5537341 (1996-07-01), Rose et al.
patent: 5548785 (1996-08-01), Fogg, Jr. et al.
patent: 5551013 (1996-08-01), Beausoleil et al.
patent: 5566097 (1996-10-01), Myers et al.
patent: 5581562 (1996-12-01), Lin et al.
patent: 5583450 (1996-12-01), Trimberger et al.
patent: 5590345 (1996-12-01), Barker et al.
patent: 5590372 (1996-12-01), Dieffenderfer et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5602754 (1997-02-01), Beatty et al.
patent: 5612891 (1997-03-01), Butts et al.
patent: 5615127 (1997-03-01), Beatty et al.
patent: 5629637 (1997-05-01), Trimberger et al.
patent: 5629858 (1997-05-01), Kundu et al.
patent: 5634003 (1997-05-01), Saitoh et al.
patent: 5644515 (1997-07-01), Sample et al.
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5696987 (1997-12-01), DeLisle et al.
patent: 5699283 (1997-12-01), Okazaki et al.
patent: 5701441 (1997-12-01), Trimberger
patent: 5715172 (1998-02-01), Tzeng
patent: 5715433 (1998-02-01), Raghavan et al.
patent: 5721695 (1998-02-01), McMinn et al.
patent: 5721953 (1998-02-01), Fogg, Jr. et al.
patent: 5727217 (1998-03-01), Young
patent: 5734581 (1998-03-01), Butts et al.
patent: 5734869 (1998-03-01), Chen
patent: 5737578 (1998-04-01), Hennenhoefer et al.
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5754871 (1998-05-01), Wilkinson et al.
patent: 5761483 (1998-06-01), Trimberger
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5784313 (1998-07-01), Trimberger et al.
patent: 5790479 (1998-08-01), Conn
patent: 5796623 (1998-08-01), Butts et al.
patent: 5798645 (1998-08-01), Zeiner et al.
patent: 5801955 (1998-09-01), Burgun et al.
patent: 5802348 (1998-09-01), Stewart et al.
patent: 5812414 (1998-09-01), Butts et al.
patent: 5815687 (1998-09-01), Masleid et al.
patent: 5819065 (1998-10-01), Chilton et al.
patent: 5822564 (1998-10-01), Chilton et al.
patent: 5822570 (1998-10-01), Lacey
patent: 5825662 (1998-10-01), Trimberger
patent: 5842031 (1998-11-01), Barker et al.
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 6035117 (2000-03-01), Beausoleil et al.
patent: 6051030 (2000-04-01), Beausoleil et al.
patent: 6075937 (2000-06-01), Scalzi et al.
patent: 6370585 (2002-04-01), Hagersten et al.
Encyclopedia of Computer Science, A. Ralston, p. 1248, ISBN 0-88405-321-0, 1975.*
Microsoft Press Computer Dictionary, p. 447, ISBN 1-57231-446-X, 1997.*
Computer Systems Architecture, J. Baer, ISBN 0-914894-15-3, Computer Science Press, 1980.*
Collins, L., “Way Ahead of the Pack,”Electronics Times, Jan. 30, 1997, pp. 16-17.
Beausoleil William F.
Ng Tak-kwong
Roth Helmut
Tannenbaum Peter
Tomassetti N. James
Ferris Fred
Orrick Herrington & Sutcliffe LLP
Quickturn Design Systems Inc.
Teska Kevin J.
LandOfFree
Clustered processors in an emulation engine does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clustered processors in an emulation engine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clustered processors in an emulation engine will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3085417