Electrical computers and digital data processing systems: input/ – Interrupt processing – Source or destination identifier
Reexamination Certificate
2006-06-06
2006-06-06
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
Source or destination identifier
C710S262000
Reexamination Certificate
active
07058744
ABSTRACT:
An interrupt generating register within an interrupt control circuit is mapped in a memory space of the node. By issuing a store command to the memory space, the node transmits the store command to an address of the interrupt generating register via a network. An interrupt control circuit receives the store command, generates an interrupt command, and transmits the generated interrupt command to a CPU module.
REFERENCES:
patent: 5123094 (1992-06-01), MacDougall
patent: 5689713 (1997-11-01), Normoyle et al.
patent: 6092098 (2000-07-01), Araki et al.
patent: 6105071 (2000-08-01), Desnoyers et al.
patent: 6148361 (2000-11-01), Carpenter et al.
patent: 6295585 (2001-09-01), Gillett et al.
patent: 6799317 (2004-09-01), Heywood et al.
patent: 0 580 961 (1994-02-01), None
patent: 1-154272 (1989-06-01), None
patent: 5-73518 (1993-03-01), None
patent: 7-160657 (1995-06-01), None
patent: 9-16542 (1997-01-01), None
patent: 11-66022 (1999-03-01), None
patent: 2000-181886 (2000-06-01), None
patent: 2000-215182 (2000-08-01), None
patent: WO 96/29656 (1996-09-01), None
Auve Glenn A.
NEC Corporation
Sughrue & Mion, PLLC
LandOfFree
Cluster system, computer and program does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cluster system, computer and program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cluster system, computer and program will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3619810