Closed loop voltage control using adjustable delay lines

Details Closed loop voltage control using adjustable delay lines Closed loop voltage control using adjustable delay lines

2007-12-20

2011-10-25

Rehman, Mohammed H (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Reexamination Certificate

active

08046601

ABSTRACT:
Controlling a power supply which supplies a voltage to target circuit of an integrated circuit. An adjustable delay line powered by the supply voltage is co-located on the IC with the target circuit. The adjustable delay line is subjected to substantially the same operating conditions as the target circuit. A control unit measures a delay time of the adjustable delay line. Based on the measured delay time, the control unit outputs a control signal by which the power supply adjusts the supply voltage. The adjustable delay line comprises multiple distinct delay elements, each with delay properties and responsivity to changes in operating conditions. Each delay element emulates delay properties of physical elements (e.g., gates and wires) in the target circuit. In this manner, power consumption may be reduced, while still maintaining proper operation of the target circuit.

REFERENCES:
patent: 5459402 (1995-10-01), Ueno et al.
patent: 6868503 (2005-03-01), Maksimovic et al.
patent: 6876186 (2005-04-01), Gupta
patent: 7265396 (2007-09-01), Maeno et al.
patent: 7363520 (2008-04-01), Maier et al.
patent: 2007/0109006 (2007-05-01), Klass et al.
Juha Pennanen, “Optimizing the Power for Multiple Voltage Domains”, National Semiconductor Corporation, 2006.
David Scott, Sachin Idgunji, Dar-Sun Tsien and David Flynn, “RTL to GDSII Design Methodology for Dynamic Frequency and Voltage Scaling Enabled SoC-A Case Study”, SNUG, 2005.
Mark Hartman and Sandeep Dhar, “On-Chip Power Management Utilizing an Embedded Hardware Controller and a Lower-Power Serial Interface”, National Semiconductor Corp., 2004.
“Intelligent Energy Manager (IEM) Hardware Control System in the ARM1176JZF-S Development Chip”, Document Number: ARM DAI 172A, ARM Limited, Aug. 21, 2006.
Sandeep Dhar, Dragan Maksimovic and Bruno Kranzen, “Closed-Loop Adaptive Voltage Scaling Controller for Standard-Cell ASICs”, ISPLED, Aug. 12, 2002.
National Semicondcutor Corporation, “Advanced Power Controller—APC1”, 2004.
Gordon Mortensen, “PowerWise Technology Power Supply and Adaptive Voltage Control”, National Semiconductor Corporation, Oct. 2004.

Affiliated with

Also associated with

Rating

Closed loop voltage control using adjustable delay lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Closed loop voltage control using adjustable delay lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Closed loop voltage control using adjustable delay lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4292676