Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate
2008-07-08
2008-07-08
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
C713S322000, C713S500000
Reexamination Certificate
active
07398414
ABSTRACT:
A low power reconfigurable processor core includes one or more processing units, each unit having a clock input that controls the performance of the unit; one or more clock controllers having clock outputs coupled to the clock inputs of the processing units, the controller operating varying the clock frequency of each processing unit to optimize speed and processing power for a task; and a high-density memory array core coupled to the processing units.
REFERENCES:
patent: 4021784 (1977-05-01), Kimlinger
patent: 5117442 (1992-05-01), Hall
patent: 5381157 (1995-01-01), Shiga
patent: 5502819 (1996-03-01), Alrich et al.
patent: 5592658 (1997-01-01), Noam
patent: 5724591 (1998-03-01), Hara et al.
patent: 5734878 (1998-03-01), Hongo
patent: 5774703 (1998-06-01), Weiss et al.
patent: 5778218 (1998-07-01), Gulick
patent: 5790817 (1998-08-01), Asghar et al.
patent: 5790877 (1998-08-01), Nishiyama et al.
patent: 5799005 (1998-08-01), Soliman
patent: 5910930 (1999-06-01), Dieffenderfer et al.
patent: 5914961 (1999-06-01), Harris et al.
patent: 5925133 (1999-07-01), Buxton et al.
patent: 5960331 (1999-09-01), Weir et al.
patent: 5996083 (1999-11-01), Gupta et al.
patent: 6047214 (2000-04-01), Muller et al.
patent: 6047248 (2000-04-01), Georgiou et al.
patent: 6052036 (2000-04-01), Enstrom et al.
patent: 6088807 (2000-07-01), Maher et al.
patent: 6122686 (2000-09-01), Barthel et al.
patent: 6125451 (2000-09-01), Fukunaga
patent: 6141762 (2000-10-01), Nicol et al.
patent: 6188381 (2001-02-01), van der Wal et al.
patent: 6216234 (2001-04-01), Sager et al.
patent: 6236278 (2001-05-01), Olgarrd
patent: 6242953 (2001-06-01), Thomas
patent: 6300881 (2001-10-01), Yee et al.
patent: 6317840 (2001-11-01), Dean et al.
patent: 6415152 (2002-07-01), Chung
patent: 6542754 (2003-04-01), Sayers et al.
patent: 6560712 (2003-05-01), Arends et al.
patent: 6563448 (2003-05-01), Fontaine
patent: 6578155 (2003-06-01), Faucher et al.
patent: 6625036 (2003-09-01), Horio
patent: 6636976 (2003-10-01), Grochowski et al.
patent: 6647502 (2003-11-01), Ohmori
patent: 6711691 (2004-03-01), Howard et al.
patent: 6807235 (2004-10-01), Yano et al.
patent: 6829017 (2004-12-01), Phillips
patent: 6898721 (2005-05-01), Schmidt
patent: 6990598 (2006-01-01), Sherburne, Jr.
patent: 6993669 (2006-01-01), Sherburne, Jr.
patent: 7139921 (2006-11-01), Sherburne, Jr.
patent: 2001/0014585 (2001-08-01), Nakatsugawa
patent: 2002/0147932 (2002-10-01), Brock et al.
patent: 2002/0175839 (2002-11-01), Frey
patent: 2002/0184546 (2002-12-01), Sherburne, Jr.
patent: 2003/0028844 (2003-02-01), Coombs
patent: 2004/0243866 (2004-12-01), Sherburne, Jr.
patent: 2005/0117633 (2005-06-01), Schmidt
patent: 2006/0059377 (2006-03-01), Sherburne, Jr.
Intel, Migrating From Intel SA-100 to Intel 80200 Processor based on XScaleTM Microarchitecture. Application Note, Sep. 2000. http://www.intel.com/design/iio/applnots/27340901.pdf.
Mekie, Joycee, Supratik Chakrabory and Dinesh K. Sharma, “Evaluation of Pausible Clocking for Interfacing High Speed IP Cores in GALS Framework,” Paper; 2004, Proceedings of the 17th International Conference on VLSI Design, IEEE Computer Society.
Yun, Kenneth Y. and Ayoob E. Dooply, “Pausible Clocking-Based Heterogeneous Systems,” Article, Sep. 14, 1997, IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, vol. 7, No. 4, Dec. 1999, IEEE; p. 482-488.
Meincke, Thomas et.al., “Evaluating Benefits of Globally Asynchronous Locally Synchronous VLSI Architecture,” Paper, Nov. 1998, 16th Norchip, pp. 50-57.
Teich, J. et al.; “Performance Analysis of Mixed Asynchronous Synchronous Systems,” Paper, 1994, In Proceedings 1994 IEEE Workshop on VLSI Signal Processing.
Cao Chun
Gallitzin Allegheny LLC
LandOfFree
Clocking system including a clock controller that uses... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clocking system including a clock controller that uses..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocking system including a clock controller that uses... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2795227