Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1980-09-10
1982-11-23
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Data refresh
365233, G11C 700
Patent
active
043609031
DESCRIPTION:
BRIEF SUMMARY
TECHNICAL FIELD
This invention relates to random access memories, and more particularly to a method for clocking a self-refreshed dynamic random access memory.
BACKGROUND ART
Random access memories have been devised uitlizing metal-oxide-semiconductor field effect transistors (MOSFET) or other conductor-insulator-semiconductor field effect transistor integrated circuit technology. Random access memories can be formed from a large number of integrated semiconductor circuit chips each having a large number of binary data storage cells. Such memories have used binary bit storage cells comprised of several MOS transistors connected as a flip-flop to provide a static memory. Because of the relative complexity, size and power requirements of these static memory cells, random access memories utilizing dynamic storage cells with a smaller number of MOS transistors have been devised. The static type of memory cell includes cross coupled transistor stages wherein one or more paths to ground can be selectively switched on or off. In the dynamic type of memory cell, a charge is stored on a capacitor by operation of one or more transistors.
The time required to retrieve a particular bit of data from a random access memory, commonly referred to as the access time, is a critical factor in such memory systems. In accessing or reading static type cells, the column bus may be discharged substantially to zero by currents passing through the memory cell in order to detect a logic "zero" stored in the cell. In the systems utilizing dynamic memory cells which have destructive read cycles, data is read from the memory cell by detecting a voltage kick on the column bus as the capacitor of the memory cell is either charged or discharged when addressed. A typical characteristic of the dynamic memory cell is the requirement of a refresh of the cell voltage to maintain the data stored therein or to write data therein. Because the dynamic memory cell is small in size, high packing densities of cells can be achieved with resulting low power consumption of the random access memory. Additionally, dynamic memory cells can be fabricated utilizing a simpler process over the process required for the fabrication of static memory cells. Because of these described advantages and the disadvantages of requiring refresh cycles with the use of dynamic memory cells, self-refreshed dynamic memory cells have been developed. Such a cell operates so that the memory refresh is transparent to the user and the memory appears to be fully static.
In order to improve upon the layout area and power drain of static memory devices, pseudo-static random access memories have been proposed together with self-refreshing circuitry. A self-refreshing cell utilizing five transistors and dynamic sensing is described in a paper by Caywood et al. entitled "A Novel 4 K Static RAM with Submilliwatt Standby Power", IEEE Transactions on Electron Devices, Volume Ed.--26, No. 6, June 1979 at page 861. Such a pseudo-static cell being derived from a one-transistor, one-capacitor dynamic cell concept, causes the readout to be inherently destructive and therefore the cell must be refreshed after each read operation.
A need has thus arisen for an improved clocking system for a self-refreshed dynamic MOS memory cell. A need has further arisen for a self-refreshed dynamic memory cell which can be read in a nondestructive manner, such that the memory refresh is transparent to the user and the memory cell appears fully static.
DISCLOSURE OF THE INVENTION
In accordance with the present invention, a method for clocking a semiconductor storage device cell is provided wherein a self-refreshed dynamic random access memory cell is utilized.
In accordance with the present invention, a method for reading data stored in memory cells of a self-refreshed dynamic semiconductor memory circuit including clocking circuitry wherein the memory cells are addressed using an address signal is provided. The method includes detecting transitions in the address signal. A memory refresh signal is genera
REFERENCES:
patent: 3684897 (1972-08-01), Anderson et al.
Crabtree et al., "Dynamic Memory Refresh System", IBM Tech. Disc. Bul., vol. 21, No. 8, 1/79, pp. 3268-3270.
Sublette, "Random-Access Memory Array Refresh", IBM Tech. Disc. Bul., vol. 21, No. 7, 12/78, pp. 2897-2898.
Caywood et al., "A Novel 4K Static RAM with Submilliwatt Standby Power", IEEE Trans. on Electron Dev., vol. ED-26, No. 6, 6/79, pp. 861-864.
Jiang Ching-Lin
Plachno Robert S.
Hecker Stuart N.
Mostek Corporation
LandOfFree
Clocking system for a self-refreshed dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clocking system for a self-refreshed dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clocking system for a self-refreshed dynamic memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1882154