Clock tree synthesis with skew for memory devices

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06941533

ABSTRACT:
A method of synthesizing a clock tree for reducing peak power in an integrated circuit design includes partitioning a circuit design into a set of memory cells and a set of non-memory cells, partitioning the set of memory cells into segments, constructing a first clock tree having a first root vertex with a corresponding initial skew for each of the segments, constructing a second clock tree having a second root vertex with a corresponding initial skew for the set of non-memory cells, delay balancing the first root vertex and the second vertex clock tree, and inserting a clock buffer at a midpoint between the first root vertex and the second root vertex.

REFERENCES:
patent: 5519351 (1996-05-01), Matsumoto
patent: 5557779 (1996-09-01), Minami
patent: 5912820 (1999-06-01), Kerzman et al.
patent: 5936439 (1999-08-01), Pollersbeck
patent: 6181171 (2001-01-01), Graf et al.
patent: 6305001 (2001-10-01), Graef
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6502222 (2002-12-01), Tetelbaum
patent: 6550044 (2003-04-01), Pavisic et al.
patent: 6553370 (2003-04-01), Andreev et al.
patent: 6559701 (2003-05-01), Dillon
patent: 6564211 (2003-05-01), Andreev et al.
patent: 6698006 (2004-02-01), Srinivasan et al.
patent: 6735600 (2004-05-01), Andreev et al.
patent: 6769104 (2004-07-01), Rodgers et al.
patent: 6782519 (2004-08-01), Chang et al.
U.S. Appl. No. 09/679,313, filed Oct. 4, 2000, Andreev et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock tree synthesis with skew for memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock tree synthesis with skew for memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock tree synthesis with skew for memory devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3378213

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.