Clock translator and parallel to serial converter

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07453288

ABSTRACT:
A system and method for using one or more clock signals is disclosed. The system includes a clock translator that has a first input to receive a first reference clock signal and a second input to receive a second reference clock signal. The clock translator also includes an output to provide a bit rate clock signal having a clock frequency in a first ratio with respect to the frequency of the first reference clock but having a resolution based on at least a portion of the second reference clock signal. The second reference clock has a faster rate than the first reference clock.

REFERENCES:
patent: 4625126 (1986-11-01), Tinker et al.
patent: 5185609 (1993-02-01), DeBord
patent: 5559513 (1996-09-01), Rothermel et al.
patent: 5617344 (1997-04-01), Young et al.
patent: 5634116 (1997-05-01), Singer
patent: 5796995 (1998-08-01), Nasserbakht et al.
patent: 5915028 (1999-06-01), Chahabadi
patent: 5949363 (1999-09-01), Kosiak et al.
patent: 6055619 (2000-04-01), North et al.
patent: 6057793 (2000-05-01), Gong et al.
patent: 6175269 (2001-01-01), Gielis et al.
patent: 6184942 (2001-02-01), Patel et al.
patent: 6208671 (2001-03-01), Paulous et al.
patent: 6211924 (2001-04-01), Patel et al.
patent: 6310653 (2001-10-01), Malcolm, Jr. et al.
patent: 6333767 (2001-12-01), Patel et al.
patent: 6362755 (2002-03-01), Tinker
patent: 6373912 (2002-04-01), Yu
patent: 6480233 (2002-11-01), Limberg
patent: 6512555 (2003-01-01), Patel et al.
patent: 6523147 (2003-02-01), Kroeger et al.
patent: 6526101 (2003-02-01), Patel et al.
patent: 6584145 (2003-06-01), Camagna et al.
patent: 6584162 (2003-06-01), Tinker
patent: 6694026 (2004-02-01), Green
patent: RE38456 (2004-03-01), Patel et al.
patent: 6700936 (2004-03-01), Moss
patent: 6701140 (2004-03-01), Stine
patent: 6738610 (2004-05-01), Wildhagen
patent: 6778106 (2004-08-01), Lenez et al.
patent: 6801028 (2004-10-01), Kernahan et al.
patent: 7071773 (2006-07-01), Kuhn et al.
patent: 7079657 (2006-07-01), Wu et al.
patent: 7106224 (2006-09-01), Knapp et al.
patent: 7180349 (2007-02-01), Leifso et al.
patent: 2001/0040930 (2001-11-01), Abbey
patent: 2004/0032922 (2004-02-01), Knapp et al.
patent: 2004/0075766 (2004-04-01), Schoner
patent: 2004/0264614 (2004-12-01), Tinker
patent: 2006/0077300 (2006-04-01), Cheon et al.
patent: 2006/0179095 (2006-08-01), Lo Muzio et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock translator and parallel to serial converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock translator and parallel to serial converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock translator and parallel to serial converter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4042051

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.