Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2003-02-14
2004-12-14
Beausoliel, Robert (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
06832347
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates to the field of telecommunications, and more particularly to clock synchronization and fault protection for a telecommunications device.
BACKGROUND OF THE INVENTION
Many telecommunications devices include backplanes for transmitting digital information between components of the devices. For example, a telecommunications switching system might include a backplane for transmitting digital data representing voice signals between cards associated with incoming and outgoing ports. Typically, such a system would also include a mechanism to allow the system to detect a timing error, loss of clock synchronization, or other clock failure associated with the total or partial failure of one of the cards or of its clock generation functionality. Successful operation of the system in many instances will depend heavily upon the ability of this mechanism to detect and respond appropriately to such a failure to meet often stringent availability, flexibility, and other requirements placed on the system.
As the telecommunications industry continues to dominate the growth of the global economy, meeting availability, flexibility, and other requirements placed on switching and other systems has become increasingly important. High availability is generally considered as exceeding 99.999 percent availability, amounting to less than approximately five minutes of “down time” each year, and generally requires a system to be able to detect and to autonomously handle certain faults, such as a clock failure associated with a card or its clock generation functionality, without immediate human intervention. Providing high availability is often a de facto if not explicit competitive requirement for many telecommunications manufacturers.
However, prior techniques for detecting and responding to clock failures are often inadequate to meet high availability and other requirements. One such technique involves monitoring a reference clock signal and, in response to a loss of the reference clock signal, initiating a delayed or even a “hard” switchover to a redundant reference clock signal. Hard switchovers of this type often require significant time to accomplish and may result in “slips” in the network, lost calls, and other losses of data integrity. Even a delayed switchover may be of little use if the secondary reference clock signal has also been lost or is otherwise unsuitable. Prior techniques often do not allow the system to continue operating, uninterrupted and maintaining substantial data integrity, despite such clock failures. Moreover, although a system using such a technique might raise an alarm to indicate the clock failure, before or after initiating the switchover, the system might not be able to determine the source of the error—either the source of the reference clock signal or the card itself—which may lead to unnecessary switchovers and other undesirable consequences. These and other deficiencies are particularly apparent in high availability backplane environments of telecommunications devices.
SUMMARY OF THE INVENTION
According to the present invention, disadvantages and problems associated with clock synchronization and fault protection in telecommunications devices have been substantially reduced or eliminated.
In one embodiment, a telecommunications device includes a synchronization bus and a controller coupled to the bus that generates a system clock signal according to a primary reference clock signal and communicates the system clock signal using the bus. The controller detects a loss of the primary reference clock signal and, in response, continues generating the system clock signal, determines acceptability of a secondary reference clock signal, switches from the primary reference clock signal to the secondary reference clock signal if the secondary reference clock signal is acceptable, and in response to the switch generates the system clock signal according to the secondary reference clock signal.
In another embodiment, a controller for operation in a telecommunications device is coupled to a synchronization bus of the device. The controller generates a system clock signal according to a primary reference clock signal and communicates the system clock signal using the bus. The controller detects a loss of the primary reference clock signal and, in response, continues generating the system clock signal, determines acceptability of a secondary reference clock signal, switches from the primary reference clock signal to the secondary reference clock signal if the secondary reference clock signal is acceptable, and in response to the switch generates the system clock signal according to the secondary reference clock signal.
The present invention may provide a number of important technical advantages over prior techniques for detecting and responding to a timing error, loss of synchronization, or other clock failures, particularly within a high availability backplane environment. The present invention provides multiple layers of fault protection, including detecting a clock failure, readily identifying its source, and responding to the failure to minimize its impact on the system. In one embodiment, these operations are accomplished quickly and autonomously. Also unlike some prior techniques, the present invention does not require a hard switchover to a redundant reference clock signal, reducing the likelihood of slips in the network, lost calls, or other undesirable losses of data integrity. Nor does the present invention require that a single secondary reference signal be available and acceptable to avoid such losses of data integrity. The present invention helps prevent single points of failure from propagating within the system, thereby helping to reduce down time and to satisfy high availability and other requirements. As a result of these and other important technical advantages, the present invention is particularly suited for incorporation in a variety of switching and other modern telecommunications devices having high availability backplane environments.
REFERENCES:
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 4453260 (1984-06-01), Inagawa et al.
patent: 4589066 (1986-05-01), Lam et al.
patent: 4839855 (1989-06-01), Van Driel
patent: 4890222 (1989-12-01), Kirk
patent: 4920540 (1990-04-01), Baty
patent: 5059925 (1991-10-01), Weisbloom
patent: 5081629 (1992-01-01), Criswell et al.
patent: 5146585 (1992-09-01), Smith, III
patent: 5255291 (1993-10-01), Holden et al.
patent: 5500853 (1996-03-01), Engdahl et al.
patent: 5537583 (1996-07-01), Truong
patent: 5742649 (1998-04-01), Muntz et al.
patent: 5761097 (1998-06-01), Palermo
patent: 5787070 (1998-07-01), Gupta et al.
patent: 5812618 (1998-09-01), Muntz et al.
patent: 5822383 (1998-10-01), Muntz et al.
patent: 5848265 (1998-12-01), Maas et al.
patent: 5903745 (1999-05-01), Nakayama et al.
patent: 5903748 (1999-05-01), McCollough et al.
patent: 5905887 (1999-05-01), Wu et al.
patent: 5923613 (1999-07-01), Tien et al.
patent: 6035416 (2000-03-01), Abdelnour et al.
patent: 6150866 (2000-11-01), Eto et al.
patent: 6240123 (2001-05-01), Zhang et al.
patent: 6266779 (2001-07-01), Kurd
patent: 6266780 (2001-07-01), Grundvig et al.
patent: 6338144 (2002-01-01), Doblar et al.
patent: 6339833 (2002-01-01), Guo
patent: 6449728 (2002-09-01), Bailey
patent: 6470458 (2002-10-01), Dreps et al.
Baker & Botts L.L.P.
Beausoliel Robert
Bonzo Bryce P.
Cisco Technology Inc.
LandOfFree
Clock synchronization and fault protection for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock synchronization and fault protection for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock synchronization and fault protection for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3299256