Clock signal regenerating circuit

Details Clock signal regenerating circuit Clock signal regenerating circuit

1995-05-19

1998-05-19

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375376, H03D 324

Patent

active

057546061

ABSTRACT:
A clock signal regenerating circuit is provided for use in a receiver for receiving a burst signal or packet signal which is intermittently transmitted in digital radio communications, wherein a regenerated clock signal can be synchronized with a received signal having a short preamble. An edge extracting unit extracts an edge of the received signal and thereby detects synchronization timing involved in the received signal. A reference signal generating unit previously generates a plurality of quasi-reference signals having respective different phases and an identical frequency, and a selecting/outputting unit selects a quasi-reference signal having a phase closest to the synchronization timing involved in the received signal from among the quasi-reference signals, and outputs the selected signal as a clock signal for the receiver. Thus, the clock signal is not gradually synchronized with the synchronization timing involved in the received signal, but can be immediately synchronized with timing relatively close to the synchronization timing.

REFERENCES:
patent: 4695805 (1987-09-01), Massingill et al.
patent: 5034967 (1991-07-01), Cox et al.
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5574756 (1996-11-01), Jeong

Affiliated with

Also associated with

Rating

Clock signal regenerating circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock signal regenerating circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal regenerating circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1861050