Clock signal generator circuit using a logical result of an outp

Details Clock signal generator circuit using a logical result of an outp Clock signal generator circuit using a logical result of an outp

1995-05-24

2000-02-15

Luu, Le Hien

Electrical computers and digital processing systems: support

Clock control of data processing system, component, or data...

713400, 713500, G06F 1300

Patent

active

060264985

ABSTRACT:
A clock signal generator circuit has a clock generator for generating clock signals to be supplied to a central processing unit and to functional blocks, and clock selectors. The clock generator divides the frequency of a source clock signal, to form a clock signal having an optional period. Namely, the clock generator suppresses at least one active or inactive state of the source clock signal, to generate a clock signal whose period is an integer multiple of that of the source clock signal. The clock selectors receive the clock signals generated by the clock generator and selectively supply them to the CPU and functional blocks. The clock signal generator circuit is capable of operating a microcontroller system at a required minimum speed, to optimize the power consumption of the system.

REFERENCES:
patent: 4100540 (1978-07-01), Fujita et al.
patent: 4191998 (1980-03-01), Carmody
patent: 4223392 (1980-09-01), Lemaire et al.
patent: 4430617 (1984-02-01), Kuhlmann
patent: 4463440 (1984-07-01), Nishiura et al.
patent: 4475085 (1984-10-01), Yahata et al.
patent: 4490716 (1984-12-01), Tsuda et al.
patent: 4562549 (1985-12-01), Tanaka et al.
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4805195 (1989-02-01), Keegan
patent: 4979194 (1990-12-01), Kawano
patent: 5003196 (1991-03-01), Kawaguchi
patent: 5018168 (1991-05-01), Matsuoka
patent: 5036528 (1991-07-01), Costantino et al.
patent: 5051990 (1991-09-01), Kato
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5179693 (1993-01-01), Kitamura et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5382850 (1995-01-01), Aldrich et al.
patent: 5511203 (1996-04-01), Wisor et al.
patent: 5561792 (1996-10-01), Ganapathy

Affiliated with

Also associated with

Rating

Clock signal generator circuit using a logical result of an outp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock signal generator circuit using a logical result of an outp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal generator circuit using a logical result of an outp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1915531